Beyond fat - Tree: Unidirectional load - Balanced multistage interconnection network

IEEE Computer Architecture Letters

Volumn 7, Issue 2, 2008, Pages 49-52

  Gómez Requena, Crispin ^a   Gilabert Villamon, Francisco ^a   Góemez, Maria ^a   López, Pedro ^a   Duato, Jose ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Butterfly network; Cost efficiency; Deterministic routing; Fat trees; Multistage Interconnection networks; Traffic balancing

Indexed keywords

ADAPTIVE ALGORITHMS; INTERCONNECTION NETWORKS; INTERNET; METROPOLITAN AREA NETWORKS; ROUTING ALGORITHMS; SWITCHES; SWITCHING CIRCUITS; TELECOMMUNICATION NETWORKS; TREES (MATHEMATICS);

BUTTERFLY NETWORK; DETERMINISTIC ROUTING; FAT-TREES; MULTISTAGE INTERCONNECTION NETWORKS; TRAFFIC BALANCING;

COMPUTER NETWORKS;

EID: 58149134178     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2008.8     Document Type: Article

References (16)

1. J. Balfour and W. J. Dally, "Design tradeoffs for tiled CMP on-chip networks", Proc, Annual Int. Conf, on Supercomputing (ICS'06), 2006.
2. A. Banerjee, R. Mullins, and S. Moore, "A Power and Energy Exploration of Network-on-Chip Architectures", Proc. International Symposium on Networks-on-Chip (NOCS'07), 2007.
3. J. Duato, S. Yalamanchili, and L. Ni, Interconnection Networks. An Engineering Approach, Morgan Kaufmann, 2004.
4. J. Flich, M.P. Malumbres, P. Lopez, and J. Duato, "Improving Routing Performance in Myrinet Networks", Proc. International Parallel and Distributed Processing Symposium (IPDPS'00), 2000.
5. F. Gilabert, M.E. Gómez, P. López, and J. Duato, "On the Influence of the Selection Function on the Performance of Fat-trees", Proc. European Conf. on Parallel Computing, Aug. 2006.
6. C. Gómez, F. Gilabert, M.E. Gómez, P. López, and J. Duato, "Deterministic versus Adaptive Routing in Fat-Trees", Proc. Workshop on Communication Architecture on Clusters (CAC'07), as a part of IPDPS'07. March, 2007.
7. P. Guerrier and A. Greiner, "A generic architecture for on-chip packetswitched interconnections", Proc. Design Automation and Test in Europe (DATE'00),2000.
8. Infiniband Trade Association, http://www.intinibandta.org
9. J. Kim, W J. Dally, and D. Abts, "Flattened butterfly: a cost-efficient topology for high-radix networks", Proc. Annual Int. Symp. on Computer Architecture, 2007.
10. J. Kim, W J. Dally, and D. Abts, "Flattened Butterfly Topology for On-Chip Networks", IEEE Computer Architecture Letters, vol. 6, no. 2, 2007.
11. C. Leiserson, "Fat-trees: Universal networks for hardware efficient supercomputing". IEEE Transactions on Computer, vol. 34, no. 10, 1985.
12. Myricom, http://www.myri.com
13. F. Petrini and M. Vanneschi, "k-ary n-tress: High Performance Networks for Massively Parallel Architecture", IEEE Micro, vol. 15, Feb. 1995. [14] Quadrics homepage, http://www.quadrics.com
14. F.O. Sem-Jacobsen, T. Skeie, O. Lysne, O. Toradbakken, E. Rongved, B. Johnsen, "Siamese-Twin: A Dynamically Fault-tolerant Fat-tree", Proc. Int. Parallel and Distributed Processing Symp. (IPDPS'05), 2005.
15. H. Wang, L. Peh, and S. Malik, "Power-driven design of router microarchitectures in on-chip networks", Proc. Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-36),2003.
16. C-L. Wu and T-Y. Feng, "On a Class of Multistage Interconnection Networks", IEEE Transactions on Computers, vol. C-29, no. 8, Aug. 1980.