Resource sharing in networks-on-chip of large many-core embedded systems

Proceedings of the International Conference on Parallel Processing Workshops

Volumn , Issue , 2009, Pages 513-519

  Sibai, Fadi N ^a  

^a UNITED ARAB EMIRATES UNIVERSITY   (United Arab Emirates)

Author keywords

Core clustering; Manycore MPSoCs; Network diameter; On chip interconnection networks; Switch sharing

Indexed keywords

AVERAGE DELAY; CIRCUIT SWITCHING; COMMUNICATION DELAYS; COMMUNICATION INFRASTRUCTURE; CORE SYSTEMS; DELAY MODELS; IN-CORE; IN-NETWORK; LINK COST; LOW DIAMETERS; MANY-CORE; NETWORK DIAMETER; NETWORKS ON CHIPS; ON-CHIP INTERCONNECTION NETWORK; REAL TIME; REAL-TIME EMBEDDED SYSTEMS; RESOURCE SHARING; SCALABLE NETWORKS; SHARING SYSTEMS; WIRE DELAYS; WORST CASE;

INTERCONNECTION NETWORKS; REAL TIME SYSTEMS; ROUTERS; SWITCHING CIRCUITS;

EMBEDDED SYSTEMS;

EID: 77949505269     PISSN: 15302016     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPPW.2009.36     Document Type: Conference Paper

References (22)

1. Intel Teraflops Research Chip, http://www.intel.com/go/terascale/
2. L. Hammond, B. Nayfeh and K. Olukotun, A Single-Chip Multiprocessor, IEEE Computer, Vol. 30(9), Sept. 1997.
3. K. Asanovic, R. Bodik, B. Catanzaro, Joseph J. Gebis, P. Husbands, K. Keutzer, D. Patterson, W. Plishker, J. Shalf, S. Williams, K. Yelick, The Landscape of Parallel Computing Research: a View from Berkeley, University of California at Berkeley Technical Report No. UCB/EECS-2006-183.
4. W. Dally, "Enabling Technology for On-Chip Interconnection Networks.," Keynote Speech, First ACM/IEEE Symposium on Networks-on-Chip, 2007.
5. S. Bourduas and Z. Zilic, "A Ring/Mesh Interconnect Using Hierarchical Rings for Global Routing, " First ACM/IEEE Symposium on Networks-on-Chip, 2007.
6. G. Ravindran, M. Stumm, "A Performance Comparison of Hierarchical Ring- and Mesh-Connected Multiprocessor Networks," Proc. Third Int. Symp. On High Performance Computer Architectures, San Antonio, Texas, 1997.
7. F. N. Sibai, "On Adapting the Hyper Ring For Many-Core Architectures," IEEE Symposium on Advances in Parallel and Distributed Computing Techniques , Sydney, 2008.
8. A. Pinto, L. Carloni, and A. Sangiovanni-Vincentelli, Synthesis of Low Power NOC Topologies under Bandwidth Constraints, University of California at Berkeley Technical Report No. UCB/EECS-2006-137.
9. W. Dally, B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2003.
10. J. Duato, S. Yalamanchili, L. Ni, Interconnection Networks: An Engineering Approach, IEEE CS Press, 1997.
11. W. Dally, "Express cubes: Improving the performance of k-ary n-cube interconnection networks," IEEE Transactions on Computers, Vol. 40(9), Sept. 1991.
12. F. N. Sibai, "Optimal Clustering of Hierarchical Hyper-Ring Multicomputers," Journal of Supercomputing, Vol. 14(1), 1999.
13. L. Benini, G. DeMicheli, Networks on Chips, Morgan Kaufmann, 2006.
14. Luciano Bononi, Nicola Concer, "Simulation and Analysis of Network on Chip Architectures:Ring, Spidergon and 2D Mesh." Proc. Design, Automation and Test in Europe (DATE), 2006.
15. M. Coppola et al. "Spidergon: a Novel on Chip Communication Network", Proc. Int. Symposium on System on Chip, Tampere, Finland, 2004.
16. L. Peh, and W. Dally, "A delay model and speculative architecture for pipelined routers," Proc. 7th Intl. Symp. High-Performance Computer Architecture (HPCA), 2001.
17. B. Bijlsma, Asynchronous Network on Chip Architecture Performance Analysis, MS Thesis, Department of Electrical Engineering, TU Delft, 2005.
18. Ron Ho, Ken Mai, Hema Kapadia, and Mark Horowitz, "Interconnect Scaling Implications for CAD," Proc. ICCAD, 1999.
19. Naveen Muralimanohar, Rajeev Balasubramonian, "Interconnect Design Considerations for Large NUCA Caches, " Proc. Intl. Symp. on Computer Architecture, 2007.
20. F. N. Sibai, The Hyper-Ring Network: a Cost-efficient Topology for Scalable Multicomputers, Proceedings of the 1998 ACM symposium on Applied Computing, Atlanta, pp.607-612, 1998.
21. C. Gomez, F. Gilabert, M. Gomez, P. Lopez, J. Duato, Beyond Fat - tree: Unidirectional Load - Balanced Multistage Interconnection Network, Computer Architecture Letters, Volume 7(2), Feb. 2008, pp. 49 - 52.
22. F. N. Sibai, "Low Diameter Unicast On-Chip Interconnection Networks for Many-Core Embedded Systems," submitted for publication.