-
1
-
-
77955325951
-
Synthesis of reversible circuits with no ancilla bits for large reversible functions specified with bit equations
-
N. Alhagi, M. Hawash, and M. Perkowski. Synthesis of reversible circuits with no ancilla bits for large reversible functions specified with bit equations. In Proc. Int'l Symp. on Multiple-valued Logic, pages 39-45, 2010.
-
(2010)
Proc. Int'l Symp. on Multiple-valued Logic
, pp. 39-45
-
-
Alhagi, N.1
Hawash, M.2
Perkowski, M.3
-
2
-
-
34748841353
-
Elementary gates for quantum computation
-
Nov.
-
A. Barenco, C. Bennett, R. Cleve, D. DiVinchenzo, M. Margolus, P. Shor, T. Sleator, J. Smolin, and H. Weinfurter. Elementary gates for quantum computation. Physical Review A, 52(5):3457-3467, Nov. 1995.
-
(1995)
Physical Review A
, vol.52
, Issue.5
, pp. 3457-3467
-
-
Barenco, A.1
Bennett, C.2
Cleve, R.3
DiVinchenzo, D.4
Margolus, M.5
Shor, P.6
Sleator, T.7
Smolin, J.8
Weinfurter, H.9
-
3
-
-
47349095028
-
ESOP-based tof-foli gate cascade generation
-
K. Fazel, M. Thornton, and J. E. Rice. ESOP-based Tof-foli gate cascade generation. In Proceedings IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), pages 206-209, 2007.
-
(2007)
Proceedings IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM)
, pp. 206-209
-
-
Fazel, K.1
Thornton, M.2
Rice, J.E.3
-
5
-
-
33750588847
-
An algorithm for synthesis of reversible logic circuits
-
Nov.
-
P. Gupta, A. Agrawal, and N. K. Jha. An algorithm for synthesis of reversible logic circuits. IEEE Trans. on CAD, 25(11):2317-2330, Nov. 2006.
-
(2006)
IEEE Trans. on CAD
, vol.25
, Issue.11
, pp. 2317-2330
-
-
Gupta, P.1
Agrawal, A.2
Jha, N.K.3
-
6
-
-
8344281996
-
Reversible cascades with minimal garbage
-
D. Maslov and G. W. Dueck. Reversible cascades with minimal garbage. IEEE Trans. on CAD, 23(11):1497-1509, 2004.
-
(2004)
IEEE Trans. on CAD
, vol.23
, Issue.11
, pp. 1497-1509
-
-
Maslov, D.1
Dueck, G.W.2
-
7
-
-
39749119848
-
Quantum circuit simplification and level compaction
-
March
-
D. Maslov, G. W. Dueck, D. M. Miller, and C. Negrevergne. Quantum circuit simplification and level compaction. IEEE Trans. on CAD, 27(3):436-444, March 2008.
-
(2008)
IEEE Trans. on CAD
, vol.27
, Issue.3
, pp. 436-444
-
-
Maslov, D.1
Dueck, G.W.2
Miller, D.M.3
Negrevergne, C.4
-
8
-
-
47349106639
-
Comparison of the cost metrics through investigation of the relation between optimal NCV and optimal NCT 3-qubit reversible circuits
-
D. Maslov and D. M. Miller. Comparison of the cost metrics through investigation of the relation between optimal NCV and optimal NCT 3-qubit reversible circuits. IET Computers and Digital Techniques, 1(2):98-104, 2007.
-
(2007)
IET Computers and Digital Techniques
, vol.1
, Issue.2
, pp. 98-104
-
-
Maslov, D.1
Miller, M.D.2
-
9
-
-
74049126531
-
Lower cost quantum gate realizations of multiple-control toffoli gates
-
D. M. Miller. Lower cost quantum gate realizations of multiple-control Toffoli gates. In IEEE Pacific Rim Conference, pages 308-313, 2009.
-
(2009)
IEEE Pacific Rim Conference
, pp. 308-313
-
-
Miller, D.M.1
-
10
-
-
80054749050
-
Improving the NCV realization of multiple control toffoli gates
-
D. M. Miller and Z. Sasanian. Improving the NCV realization of multiple control toffoli gates. In Workshop on Boolean Problems, pages 37-44, 2010.
-
(2010)
Workshop on Boolean Problems
, pp. 37-44
-
-
Miller, D.M.1
Sasanian, Z.2
-
12
-
-
74049092485
-
Synthesizing reversible circuits from irreversible specifications using reed-muller spectral techniques
-
May
-
D. M. Miller, R. Wille, and G. W. Dueck. Synthesizing reversible circuits from irreversible specifications using Reed-Muller spectral techniques. In Proc. Reed-Muller Workshop, pages 87-96, May 2009.
-
(2009)
Proc. Reed-muller Workshop
, pp. 87-96
-
-
Miller, D.M.1
Wille, R.2
Dueck, G.W.3
-
14
-
-
80054725987
-
Hybrid reed muller - De morgan expressions for reversible computing circuits
-
C. Moraga. Hybrid Reed Muller - De Morgan expressions for reversible computing circuits. In Proc. Workshop on Reversible Computation, pages 155-160, 2011.
-
(2011)
Proc. Workshop on Reversible Computation
, pp. 155-160
-
-
Moraga, C.1
-
15
-
-
80054743125
-
Improving ESOP-based synthesis of reversible logic
-
N. M. Nayeem and J. E. Rice. Improving ESOP-based synthesis of reversible logic. In Proc. Reed-Muller Workshop, pages 57-62, 2011.
-
(2011)
Proc. Reed-muller Workshop
, pp. 57-62
-
-
Nayeem, N.M.1
Rice, J.E.2
-
17
-
-
77955325952
-
Synthesis of small reversible and pseudoreversible circuits using y-gates and inverse y-gates
-
M. Perkowski, N. Alhagi, M. Lukac, N. Saxena, and S. Blakely. Synthesis of small reversible and pseudoreversible circuits using y-gates and inverse y-gates. In Proc. Int'l Symp. on Multiple-valued Logic, pages 245-251, 2010.
-
(2010)
Proc. Int'l Symp. on Multiple-valued Logic
, pp. 245-251
-
-
Perkowski, M.1
Alhagi, N.2
Lukac, M.3
Saxena, N.4
Blakely, S.5
-
19
-
-
50449097451
-
RevLib: An online resource for reversible functions and reversible circuits
-
is
-
R. Wille, D. Großlig;e, L. Teuber, G. W. Dueck, and R. Drechsler. RevLib: An online resource for reversible functions and reversible circuits. In Int'l Symp. on MultiValued Logic, pages 220-225, 2008. RevLib is available at www.revlib.org.
-
(2008)
Int'l Symp. on MultiValued Logic
, pp. 220-225
-
-
Wille, R.1
Großlig2
e, D.3
Teuber, L.4
Dueck, G.W.5
Drechsler, R.6
|