Using OxRRAM memories for improving communications of reconfigurable FPGA architectures

Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011

Volumn , Issue , 2011, Pages 65-69

  Onkaraiah, Santhosh ^a   Gaillardon, Pierre Emmanuel ^a   Reyboz, Marina ^a   Clermidy, Fabien ^a   Portal, Jean Michel ^b   Bocquet, Marc ^b   Muller, Christophe ^b  

^a CEA LETI   (France)

^b AIX MARSEILLE UNIVERSITÉ   (France)

Author keywords

compact model; FPGA; NVRAM; OxRRAM; Resistive memory; Resistive RAM; unipolar switching

Indexed keywords

FIELD EFFECT TRANSISTORS; MEMORY ARCHITECTURE; PHASE CHANGE MEMORY; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; RRAM; SEMICONDUCTOR JUNCTIONS;

COMPACT MODEL; NVRAM; OXRRAM; RESISTIVE MEMORY; UNIPOLAR SWITCHING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79961190495     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NANOARCH.2011.5941485     Document Type: Conference Paper

References (17)

1. G. Hong, "Memory technology trend and future challenges", Proc. IEDM Tech Dig, pp. 12.4.1-12.4.4, 2010.
2. G. Servalli et al., "A 45nm Generation Phase Change Memory Technology", Proc. IEDM Tech Dig, pp. 113-116, 2009.
3. H. Ishiwara, "Current status and prospects of ferroelectric memories", Proc. IEDM Tech Dig, pp. 33.1.1-33.1.4, 2001.
4. M. Hosomi et al. "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin RAM", Proc. IEDM Tech Dig, pp. 459-462, 2005.
5. H.Y. Lee et al., "Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM", Proc. IEDM Tech Dig. pp. 15-17, 2008.
6. R. Waser, "Electrochemical and thermochemical memories", Proc. IEDM Tech Dig. pp. 1-4, 2008.
7. I.G. Baek et al., "Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application", Proc. IEDM Tech Dig. pp. 750-753, 2005.
8. B. Marc et al, "A continuous set/reset physical model for unipolar resistive switching memory", submitted to Applied Physics Letters 2011
9. C. Cagli et al., "Evidence for threshold switching in the set process of NiO-based RRAM and physical modeling for set, reset, retention and disturb prediction", Proc. IEDM Tech Dig. pp. 1.4-15-1.4.17, 2008.
10. V. Betz et al., "Architecture and CAD for Deep-Submicron FPGAs",. Kluwer Academic Publishers, New York, 1999.
11. J.H. Kyung et al., " A novel flash-based FPGA technology with deep trench isolation", IEEE Non-Volatile Semiconductor Memory Workshop, 2007.
12. P-E. Gaillardon et al. " Emerging Memory Technologies for Reconfigurable Routing in FPGA Architecture", IEEE Internation Conf. on Electronics, circuits and Systems 9 (ICECS), 2010.
13. International Technology Roadmap for Semiconductors, www.itrs.net.
14. http://cadlab.cs.ucla.edu/~kirill/
15. http://www.eecs.berkeley.edu/~alanmi/abc/
16. http:/www.eecg.utoronto.ca/vpr/
17. K. Tsunoda et al., "Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3 V", Proc. IEDM Tech Dig. pp. 767-770, 2007.