How sensitive is processor customization to the workload's input datasets?

Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011

Volumn , Issue , 2011, Pages 1-7

  Breughe, Maximilien ^a   Li, Zheng ^b   Chen, Yang ^c   Eyerman, Stijn ^a   Temam, Olivier ^b   Wu, Chengyong ^c   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

^b INRIA   (France)

^c ICT   (China)

Author keywords

[No Author keywords available]

Indexed keywords

ANALYTICAL MODEL; APPLICATION DOMAINS; APPLICATION PERFORMANCE; APPLICATION SPECIFIC PROCESSORS; CYCLE-ACCURATE SIMULATION; DATA SETS; DESIGN SPACE EXPLORATION; DESIGN SPACES; FIRST-PRINCIPLES; LOW ENERGIES; ORDERS OF MAGNITUDE; PROCESSOR ARCHITECTURES; PROCESSOR DESIGN;

COMPUTER SIMULATION; DESIGN; ENERGY EFFICIENCY; MATHEMATICAL MODELS; MODELS; SPACE RESEARCH;

COMPUTER ARCHITECTURE;

EID: 79961189225     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SASP.2011.5941070     Document Type: Conference Paper

References (17)

1. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. The M5 simulator: Modeling networked systems. IEEE Micro, 26(4):52-60, 2006.
2. Y. Chen, Y. Huang, L. Eeckhout, G. Fursin, L. Peng, O. Temam, and C. Wu. Evaluating iterative optimization across 1000 datasets. In PLDI, pages 448-459, June 2010.
3. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Quantifying the impact of input data sets on program behavior and its applications. Journal of Instruction-Level Parallelism, 5, Feb. 2003. http://www.jilp.org/vol5.
4. S. Eyerman, L. Eeckhout, and K. De Bosschere. Efficient design space exploration of high performance embedded out-of-order processors. In DATE, pages 351-356, Mar. 2006.
5. S. Eyerman, L. Eeckhout, T. Karkhanis, and J. E. Smith. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems (TOCS), 27(2), May 2009.
6. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Annual Workshop on Workload Characterization (WWC), Dec. 2001.
7. W.-W. Hu, F.-X. Zhang, and Z.-S. Li. Microarchitecture of the godson-2 processor. J. Comput. Sci. Technol., 20:243-249, March 2005.
8. E. Ipek, S. A. McKee, B. R. de Supinski, M. Schulz, and R. Caruana. Efficiently exploring architectural design spaces via predictive modeling. In ASPLOS, pages 195-206, Oct. 2006.
9. T. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA, pages 338-349, June 2004.
10. T. Karkhanis and J. E. Smith. Automated design of application specific superscalar processors: An analytical approach. In ISCA, pages 402-411, June 2007.
11. K. Karuri, M. A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr. Fine-grained application source code profiling for ASIP design. In DAC, June 2005.
12. B. Lee and D. Brooks. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In ASPLOS, pages 185-194, Oct. 2006.
13. B. Lee and D. Brooks. Efficiency trends and limits from comprehensive microarchitectural adaptivity. In ASPLOS, pages 36-47, Mar. 2008.
14. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, and N. P. Jouppi. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In MICRO, pages 469-480, Dec. 2009.
15. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, June 1970.
16. C. Rowen and S. Leibson. Flexible architectures for engineering successful SOCs. In DAC, June 2004.
17. J. J. Yi, D. J. Lilja, and D. M. Hawkins. A statistically rigorous approach for improving simulation methodology. In HPCA, pages 281-291, Feb. 2003.