Dithering skip modulation, width and dead time controllers in highly efficient DC-DC converters for system-on-chip applications

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 11, 2007, Pages 2451-2465

  Huang, Hong Wei ^a   Chen, Ke Horng ^b   Kuo, Sy Yen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

DC DC converter; Delay line chain; Dithering skip modulation; Ground bounce; Load sensing circuit; Optimum dead time; width controller

Indexed keywords

DC-DC CONVERTER; DELAY-LINE CHAIN; DITHERING SKIP MODULATION; GROUND BOUNCE; LOAD SENSING CIRCUIT; OPTIMUM DEAD-TIME; WIDTH CONTROLLER;

ACTIVE FILTERS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CONTROL SYSTEM STABILITY; CONTROLLERS; COUNTING CIRCUITS; DC-DC CONVERTERS; ELECTRIC LOAD MANAGEMENT; FREQUENCY MODULATION; HVDC POWER TRANSMISSION; INTEGRATED CIRCUITS; MOSFET DEVICES; PROGRAMMABLE LOGIC CONTROLLERS; PULSE MODULATION; PULSE WIDTH MODULATION; SENSORS;

ELECTRIC RECTIFIERS;

EID: 51749109057     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.907175     Document Type: Conference Paper

References (24)

1. G. Patounakis, Y. Willian Li, and K. L. Shepard, "A fully integrated on-chip DC-DC conversion and power management system," IEEE J. Solid-State Circuits, vol. 39, no. 3, pp. 443-451, Mar. 2004.
2. H.-W. Huang, H.-H. Ho, C.-C. Chien, K.-H. Chen, G.-K. Ma, and S.-Y. Kuo, "Fast transient DC-DC converter with on-chip compensated error amplifier," in Proc. ESSCIRC, 2006, pp. 324-327.
3. J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4--A quiescent- current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2342-2348, Dec. 2004.
4. B. Sahu and G. A. Rincon-Mora, "A high-efficiency, dual-mode, dynamic, buck-boost power supply IC for portable applications," in Proc. VLSI Design 2005, pp. 858-861.
5. P. Sandri, M. R. Borghi, and L. Rigazio, "DC-to-DC converter function in a pulse-skipping mode with low power consumption and PWM inhibit," U.S. Patent 5,745,352, Apr. 28, 1998.
6. L. Ping, L. Zhaoji, X. Fugui, and Chenguangju, "Fuzzy pulse skip modulation mode in DC-DC converter," in Proc. Power Electronics Congr., Oct. 2004, pp. 87-91.
7. J. M. Esteves and R. G. Flatness, "Adjustable minimum peak inductor current level for burst mode in current-mode DC/DC regulators," U.S. Patent 6,724,174, Apr. 20, 2004.
8. A. V. Peterchev, "Digital pulse-width modulation control in power electronic circuits: Theory and applications," Ph.D. dissertation, Univ. California, Berkeley, 2005.
9. K.-H. Chen, C.-C. Chien, C.-H. Hsu, and L.-R. Huang, "Optimum power-saving method for power MOSFET width of DC-DC converters," IET Proc. Circuits, Devices Syst., vol. 1, no. 1, pp. 57-62, Feb. 2007.
10. P. Hazucha, G. Schrom, and J.-H. Hahn, "Resonant buffer apparatus, method, and system," U.S. Patent 6,798,256, Sep. 28, 2004.
11. D. Ma and P. Vasquez, "Adaptive switching power converter with dualloop switched-capacitor controller and on-chip output capacitor," in Proc. ESSCIRC, Sep. 2006, pp. 524-527.
12. O. Trescases, W. T. Ng, H. Nishio, M. Edo, and T. Kawashima, "A digitally controlled DC-DC converter module with a segmented output stage for optimized efficiency," in Proc. IEEE Int. Symp. Power Semiconductor Devices and Integrated Circuits (ISPSD), Jun. 2006, pp. 1-4.
13. H.-W. Huang, H.-H. Ho, C.-C. Chien, K.-H. Chen, G.-K. Ma, and S.-Y. Kuo, "Dithering skip modulator with a width controller for ultra-wideload high-efficiency DC-DC converters," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Sep. 2006, pp. 643-646.
14. C. Y. Leung, P. K. T. Mok, K. N. Leung, and M. Chan, "An integrated CMOS current-sensing circuit for low-voltage current-mode buck regulator," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 52, no. 7, pp. 394-397, Jul. 2005.
15. R. W. Erickson and D. Maksimovic', Fundamentals of Power Electronics. Norwell, MA: Kluwer, 2001.
16. C. F. Lee and P. K. T. Mok, "A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 3-14, Jan. 2004.
17. B. J. patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digitalPWMcontroller IC for DC-DC converters," IEEE Trans. Power Electron., vol. 18, no. 1, pp. 438-446, Jan. 2003.
18. H.-W. Huang, H.-H. Ho, K.-H. Chen, and S.-Y. Kuo, "Dithering skip modulator with a novel load sensor for ultra-wide-load high-efficiency DC-DC converters," in IEEE Int. Symp. Low Power Electronics and Design (ISLPED), Oct. 2006, pp. 388-393.
19. V. Kursun, S. G. Narendra, V. K. De, and E. G. Friedman, "Lowvoltage- swing monolithic DC-DC conversion," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 51, no. 5, pp. 241-248, May 2004.
20. H.-C. Lee, K.-T. Chang, K.-H. Chen, and W. T. Chen, "Power saving of a dynamic width controller for a monolithic current-mode CMOS DC-DC converter," in Proc. IWSOC, Jul. 2005, pp. 352-357.
21. P. T. Krein and R. M. Bass, "Autonomous control technique for highperformance switches," IEEE Trans. Ind. Electron., vol. 39, no. 3, pp. 215-222, Jun. 1992.
22. O. Trescases, W. T. Ng, and S. Chen, "Precision gate drive timing in a zero-voltage-switching DC-DC converter," in Proc. Int. Symp. Power Semiconductor Devices and ICs, 2004, pp. 55-58.
23. V. Yousefzadeh and D. Maksimovic', "Sensorless optimization of deadtimes in DC-DC converters with synchronous rectifiers," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 994-1002, Jul. 2006.
24. S. Kim, S. V. Kosonocky, and D. R. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 2003, pp. 22-25.