Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking

IEEE International Reliability Physics Symposium Proceedings

Volumn , Issue , 2011, Pages

  Furuta, Jun ^a   Hamanaka, Chikara ^c   Kobayashi, Kazutoshi ^c   Onodera, Hidetoshi ^a,b  

^a KYOTO UNIVERSITY   (Japan)

^b JAPAN SCIENCE AND TECHNOLOGY AGENCY   (Japan)

^c KYOTO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ACCELERATED TESTS; BUFFER CHAIN; CLOCK BUFFER; PULSE SHRINKING; PULSE WIDTH; PULSE WIDTH MEASUREMENT; SEU RATES; SINGLE EVENT TRANSIENTS; SPALLATION NEUTRONS; TARGET CIRCUITS;

SHRINKAGE;

TRANSIENTS;

EID: 79959301490     PISSN: 15417026     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IRPS.2011.5784520     Document Type: Conference Paper

References (11)

1. P. Shivakumar, M. Kistler, S. Keckler, D. Burger, and L. Alvisi, "Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic," in Dependable Systems and Networks, 2002. DSN 2002. Proceedings. International Conference on, 2002, pp. 389-398.
2. P. Eaton, J. Benedetto, D. Mavis, K. Avery, M. Sibley, M. Gadlage, and T. Turflinger, "Single Event Transient Pulsewidth Measurements Using a Variable Temporal Latch Technique," Nuclear Science, IEEE Transactions on, vol. 51, no. 6, pp. 3365-3368, Dec. 2004.
3. Y. Yanagawa, K. Hirose, H. Saito, D. Kobayashi, S. Fukuda, S. Ishii, D. Takahashi, K. Yamamoto, and Y. Kuroda, "Direct Measurement of SET Pulse Widths in 0.2μm SOI Logic Cells Irradiated by Heavy Ions," Nuclear Science, IEEE Transactions on, vol. 53, no. 6, pp. 3575-3578, Dec. 2006.
4. S. Jagannathan, M. J. Gadlage, B. L. Bhuva, R. D. Schrimpf, B. Narasimham, J. Chetia, J. R. Ahlbin, and L. W. Massengill, "Independent Measurement of SET Pulse Widths from N-Hits and P-Hits in 65-nm CMOS," Nuclear Science, IEEE Transactions on, 2010.
5. B. Narasimham, M. Gadlage, B. Bhuva, R. Schrimpf, L. Massengill, W. Holman, A. Witulski, X. Zhu, A. Balasubramanian, and S. Wender, "Neutron and Alpha Particle-induced Transients in 90 nm Technology," in Reliability Physics Symposium (IRPS), 2010 IEEE International, May 2008, pp. 478-481.
6. H. Nakamura, K. Tanaka, T. Uemura, K. Takeuchi, T. Fukuda, and S. Kumashiro, "Measurement of Neutron-induced Single Event Transient Pulse Width Narrower than 100ps," in Reliability Physics Symposium (IRPS), 2010 IEEE International, May 2010, pp. 694-697.
7. M. Gadlage, J. Ahlbin, B. Narasimham, V. Ramachandran, C. Dinkins, N. Pate, B. Bhuva, R. Schrimpf, L. Massengill, R. Shuler, and D. McMorrow, "Increased Single-Event Transient Pulsewidths in a 90-nm Bulk CMOS Technology Operating at Elevated Temperatures," Device and Materials Reliability, IEEE Transactions on, vol. 10, no. 1, pp. 157-163, March 2010.
8. T. Iizuka, T. Nakura, and K. Asada, "Buffer-Ring-Based All-Digital On-Chip Monitor for PMOS and NMOS Process Variability and Aging Effects," in Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2010 IEEE 13th International Symposium on, April 2010, pp. 167-172.
9. P. Chen, S.-L. Liu, and J. Wu, "A CMOS Pulse-Shrinking Delay Element For Time Interval Measurement," Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, vol. 47, no. 9, pp. 954-958, Sep. 2000.
10. B. Narasimham, B. Bhuva, R. Schrimpf, L. Massengill, M. Gadlage, T. Holman, A. Witulski, W. Robinson, J. Black, J. Benedetto, and P. Eaton, "Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes," Nuclear Science, IEEE Transactions on, vol. 55, no. 3, pp. 1708-1713, june 2008.
11. P. Hazucha, T. Karnik, S. Walstra, B. Bloechel, J. Tschanz, J. Maiz, K. Soumyanath, G. Dermer, S. Narendra, V. De, and S. Borkar, "Measurements and Analysis of SER-tolerant Latch in a 90-nm Dual-VT CMOS Process," Solid-State Circuits, IEEE Journal of, vol. 39, no. 9, pp. 1536-1543, Sep. 2004.