WCET-aware register allocation based on graph coloring

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 726-731

  Falk, Heiko ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

Register allocation; WCET

Indexed keywords

CODES (SYMBOLS); COMPUTER AIDED DESIGN; GRAPH THEORY; OPTIMIZATION;

AD-HOC HEURISTICS; CODE QUALITY; CRITICAL PATHS; GRAPH COLORINGS; REGISTER ALLOCATION; TIMING MODELS; WCET; WORST-CASE EXECUTION TIME;

PROGRAM COMPILERS;

EID: 70350738621     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1630100     Document Type: Conference Paper

References (13)

1. AbsInt Angewandte Informatik GmbH. aiT: Worst-Case Execution Time Analyzers. www.absint.com/ait, 2009.
2. P. Briggs. Register Allocation via Graph Coloring. PhD thesis, Rice University, Houston, Apr. 1992.
3. G. J. Chaitin, M. A. Auslander, et al. Register allocation via coloring. Computer Languages, 6, 1981.
4. J.-F. Deverge and I. Puaut. WCET-Directed Dynamic Scratchpad Memory Allocation of Data. In Proceedings of ECRTS, Pisa, July 2007.
5. H. Falk, P. Lokuciejewski, and H. Theiling. Design of a WCET-Aware C Compiler. In Proceedings of ESTIMedia, Seoul, Oct. 2006. ls12-www.cs.tu-dortmund.de/research/activities/wcc.
6. H. Falk, S. Plazar, and H. Theiling. Compile Time Decided Instruction Cache Locking Using Worst-Case Execution Paths. In Proceedings of CODES+ISSS, Salzburg, Oct. 2007.
7. D. W. Goodwin and K. D. Wilken. Optimal and Near-optimal Global Register Allocation Using 0-1 Integer Programming. Software: Practice and Experience, 26(8):929-965, Aug. 1996.
8. E. A. Lee. Absolutely Positive On Time: What Would It Take? IEEE Computer, July 2005.
9. P. Lokuciejewski, H. Falk, and P. Marwedel. WCET-driven Cache-based Procedure Positioning Optimizations. In Proceedings of ECRTS, Prague, July 2008.
10. G. Mandalika. Building Enterprise Applications with Sun Studio Profile Feedback. developers.sun.com/solaris/articles/building.html, 2007.
11. M. Poletto and V. Sarkar. Linear Scan Register Allocation. ACM TOPLAS, 21(5):895-913, Sept. 1999.
12. I. Puaut and C. Pais. Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison. In Proceedings of DATE, Nice, Apr. 2007.
13. S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel. An Accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimizations. In Proceedings of PATMOS, Yverdon-Les-Bains, Sept. 2001.