mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2011, Pages 1554-1559

  Ahmed, Waheed ^a   Shafique, Muhammad ^a   Bauer, Lars ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAINED; INSTRUCTION SET; INSTRUCTION-SET EXTENSIONS; OFFLINE; PERFORMANCE IMPROVEMENTS; RECONFIGURABLE FABRICS; RECONFIGURABLE PROCESSORS; RUNTIME SYSTEMS; RUNTIMES; SELECTION SCHEME;

EID: 79957576589     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. H. P. Huynh, T. Mitra, "Runtime Adaptive Extensible Embedded Processors - A Survey", In Int'l Conf. on Embedded computer Systems, Architectures, Modeling and Simulation (SAMOS), pp. 215-225, 2009.
2. S. Vassiliadis, D. Soudris, "Fine- and Coarse-Grain Reconfigurable Computing", Springer, ISBN 978-1-4020-6504-0, 2007.
3. F-J. Veredas et al., "Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes", In Int'l Conf. on Field Programmable Logic and Applications (FPL), pp. 106-111, 2005.
4. PACT XPP Technologies, "Programming XPP-III Processors", http://www.pactxpp.com/main/download/XPP-III-programming-WP.
5. R. Koenig et al., "KAHRISMA: A Novel Hypermorphic Reconfigurable-Instruction-Set Multi-grained-Array Architecture", In Int'l Conf. on Design, Automation, and Test in Europe (DATE), pp.819-824, 2010.
6. L. Bauer et al., "Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set", In Int'l Conf. on Design, Automation, and Test in Europe (DATE), pp.752-757, 2008.
7. G. Smit et al., "Overview of the 4s project", In Int'l Symp. on System-on-Chip (SoC), pp. 70-73, 2005.
8. F. Thoma et al., "Morpheus: Heterogeneous reconfigurable computing", In Int'l Conf. on Field Programmable Logic and Applications (FPL), pp. 409-414, 2007.
9. G. Samit et al., "Lessons learned from designing the MONTIUM - a coarsegrained reconfigurable processing tile", In Int'l Symp. on System-on-Chip (SoC), pp. 29-32, 2004.
10. P. Master, "Reconfigurable hardware and software architectural constructs for the enablement of resilient computing systems", In Int'l Conf. on Application specific Systems, Architectures and Processors (ASAP), pp. 50-55, 2006.
11. C. Huang et al., "Dynamic Coprocessor Management for FPGA-Enhanced Compute Platforms", Int'l Conf. on Compilers, Architectures, and Synthesis for Embedded System (CASES), pp.71-78, 2008.
12. L. Bauer et al., "A Self-Adaptive Extensible Embedded Processor", Int'l Conf on Self-Adaptive and Self-Organizing Systems (SASO), pp. 344-347, 2007.
13. S. Vassiliadis et al., "The MOLEN polymorphic processor", in IEEE Transactions on Computers (TC), vol. 53, no. 11, pp. 1363-1375, 2004.
14. http://www.xilinx.com/products/v4q/lx.htm
15. Z. Ye et al., "CHIMAERA: a high performance architecture with a tightlycoupled reconfigurable functional unit", Int'l Symp. On Computer Architecture (ISCA), pp. 225-235, 2000.
16. A. Lodi et al., "A VLIW processor with reconfigurable instruction set for embedded applications", Journal of Solid-State Circuits, 38(11): pp.1876-1886, 2003.
17. M. Shafique et al., "Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application-Specific Platforms", In Journal of Signal Processing Systems (JSPS), pp.183-210, 2010.
18. T. Mitra et al., "An efficient framework for dynamic reconfiguration of instruction-set customization", Int'l Conf. on Compilers, Architectures, and Synthesis for Embedded System (CASES), pp.135-144, 2007.
19. L. Pozzi et al, "Introduction of Local Memory Elements in Instruction Set Extensions", In Design Automation Conference (DAC), pp.729-734, 2004.