Vapor SIMD: Auto-vectorize once, run everywhere

Proceedings - International Symposium on Code Generation and Optimization, CGO 2011

Volumn , Issue , 2011, Pages 151-160

  Nuzman, Dorit ^a,d   Dyshel, Sergei ^a,d   Rohou, Erven ^b,d   Rosen, Ira ^a,d   Williams, Kevin ^b,d   Yuste, David ^b,d   Cohen, Albert ^c,d   Zaks, Ayal ^a,d  

^a IBM HAIFA RESEARCH LAB   (Israel)

^b INRIA   (France)

^c INRIA SACLAY   (France)

^d HiPEAC   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

BUDGET CONTROL; JUST IN TIME PRODUCTION;

BUDGET CONSTRAINT; INTERMEDIATE RESULTS; JIT COMPILER; JUST-IN-TIME COMPILER; OPEN SOURCE TOOLS; SIMD ARCHITECTURE; SINGLE INSTRUCTION MULTIPLE DATA; VECTORIZATION;

PROGRAM COMPILERS;

EID: 79957488837     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2011.5764683     Document Type: Conference Paper

References (27)

1. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan and Kaufman, 2002.
2. A. Bik. The Software Vectorization Handbook. Applying Multimedia Extensions for Maximum Performance. Intel Press, 2004.
3. R. L. Bocchino, Jr. and V. S. Adve. Vector LLVA: a virtual vector instruction set for media processing. In VEE, pages 46-56, 2006.
4. C. J. Newburn et al. Intel array building blocks: a retargetable, dynamic compilation framework. In CGO, 2011.
5. N. Clark, A. Hormati, S. Yehia, S. Mahlke, and K. Flautner. Liquid SIMD: Abstracting SIMD hardware using lightweight dynamic mapping. In HPCA'07, pages 216-227, Washington, DC, USA, 2007.
6. A. Cohen and E. Rohou. Processor virtualization and split compilation for heterogeneous multicore embedded systems. In DAC, pages 102-107, June 2010. Special session on Embedded Virtualization.
7. R. Costa, A. C. Ornstein, and E. Rohou. CLI back-end in GCC. In GCC Developers' Summit, pages 111-116, Ottawa, Canada, July 2007.
8. A. E. Eichenberger, P. Wu, and K. O'brien. Vectorization for SIMD architectures with alignment constraints. In PLDI, June 2004.
9. Intel Corporation. Intel Architecture Code Analyzer - User's Guide, 1.1.2 edition, 2009.
10. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. In PLDI, pages 145-156, 2000.
11. S. Larsen, E. Witchel, and S. Amarasinghe. Increasing and detecting memory address congruence. In PACT, Sept. 2002.
12. C. G. Lee. UTDSP benchmarks. http://www.eecg.-toronto.edu/corinna/DSP/ infrastructure/UTDSP.html, 1998.
13. J. Li, Q. Zhang, S. Xu, and B. Huang. Optimizing dynamic binary translation for SIMD instructions. In CGO, 2006.
14. The Mono Project. http://www.mono-project.com.
15. J. Nie, B. Cheng, S. Li, L. Wang, and X.-F. Li. Vectorization for Java. In NPC, pages 3-17, 2010.
16. D. Nuzman and R. Henderson. Multi-platform auto-vectorization. In CGO, 2006.
17. D. Nuzman and A. Zaks. Autovectorization in GCC - two years later. In GCC Developer's summit, June 2006.
18. D. Nuzman and A. Zaks. Outer-loop vectorization - revisited for short SIMD architectures. In PACT, Oct. 2008.
19. A. Pajuelo, A. González, and M. Valero. Speculative dynamic vectorization. In ISCA, pages 271-280, 2002.
20. L.-N. Pouchet, U. Bondhugula, C. Bastoul, A. Cohen, J. Ramanujam, and P. Sadayappan. Combined iterative and model-driven optimization in an automatic parallelization framework. In SC, 2010.
21. G. Ren, P. Wu, and D. Padua. A preliminary study on the vectorization of multimedia applications for multimedia extensions. In LCPC, Oct. 2003.
22. E. Rohou, S. Dyshel, D. Nuzman, I. Rosen, K. Williams, A. Cohen, and A. Zaks. Speculatively vectorized bytecode. In HiPEAC, Heraklion, Greece, Jan. 2011.
23. J. Shin, J. Chame, and M. W. Hall. Compiler-controlled caching in superword register files for multimedia extension architectures. In PACT, Sept. 2002.
24. J. Shin, M. Hall, and J. Chame. Superword-level parallelism in the presence of control flow. In CGO, Mar. 2005.
25. K. Trifunović, D. Nuzman, A. Cohen, A. Zaks, and I. Rosen. Polyhedral-model guided loop-nest auto-vectorization. In PACT, Sept. 2009.
26. P. Wu, A. E. Eichenberger, and A. Wang. Efficient SIMD code generation for runtime alignment. In CGO, Mar. 2005.
27. P. Wu, A. E. Eichenberger, A. Wang, and P. Zhao. An integrated simdization framework using virtual vectors. In ICS, June 2005.