Outer-loop vectorization - revisited for short SIMD architectures

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2008, Pages 2-11

  Nuzman, Dorit ^a   Zaks, Ayal ^a  

^a IBM   (Israel)

Author keywords

Data reuse; SIMD; Subword parallelism; Vectorization

Indexed keywords

DATA REUSE; DATA-LEVEL PARALLELISMS; EMBEDDED APPLICATIONS; LOOP INTERCHANGES; LOOP NESTS; LOOP VECTORIZATION; OPTIMIZING COMPILERS; OUTER LOOPS; PERFORMANCE IMPROVEMENTS; SIMD; SIMD ARCHITECTURES; SPEED-UP FACTORS; SUBWORD PARALLELISM; VECTOR MACHINES; VECTORIZATION;

ARCHITECTURE; BENCHMARKING; DECODING; INTERSECTIONS; PROGRAM COMPILERS;

PARALLEL ARCHITECTURES;

EID: 63549093768     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1454115.1454119     Document Type: Conference Paper

References (35)

1. R. Allen and K. Kennedy. Pfc: A program to convert fortran to parallel form. Dept. of Math. Sciences, Rice University, 1982.
2. R. Allen and K. Kennedy. Automatic translation of fortran programs to vector form. ACM Tr. on Prog. Lang. and Systems, 9(4):491-542, 1987.
3. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan Kaufmann Publishers, 2001.
4. A. Bik. The Software Vectorization Handbook. Applying Multimedia Extensions for Maximum Performance. Intel Press, 2004.
5. A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems. Intel Technology J., February 2001.
6. A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. Automatic intra-register vectorization for the intel architecture. Int. J. Parallel Program., 30(2):65-98, 2002.
7. J. Corbal, R. Espasa, and M. Valero. Exploiting a new level of dlp in multimedia applications. In Micro, 1999.
8. A. E. Eichenberger, P. Wu, and K. O'brien. Vectorization for simd architectures with alignment constraints. In PLDI, 2004.
9. Free Software Foundation. GCC, http://gcc.gnu.org.
10. Free Software Foundation. gcc.gnu.org/projects/tree-ssa/vectorization. html.
11. M. Hampton and K. Asanovic. Compiling for vector-thread architectures. In CGO, To appear, April 2008.
12. J. A. Kahle and et al. Introduction to the cell multiprocessor. IBM J. of R & D, 49(4):589-604, July 2005.
13. C. Kozyrakis, D. Judd, J. Gebis, S. Williams, D. Patterson, and K. Yelick. Hardware/compiler co-development for an embedded media processor. IEEE, 89(11):694-709, November 2001.
14. C. Kozyrakis and D. Patterson. Vector vs. superscalar and vliw architectures for embedded multimedia benchmarks. Micro, 2002.
15. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. PLDI, 2000.
16. S. Larsen, E. Witchel, and S. Amarasinghe. Increasing and detecting memory address congruence. In PACT, 2002.
17. C. G. Lee. Utdsp benchmarks. http://www.eecg.toronto.edu/corinna/DSP/ infrastructure/UTDSP.html, 1998.
18. D. Naishlos, M. Biberstein, S. Ben-David, and A. Zaks. Vectorizing for a simdd dsp architecture. In CASES, 2003.
19. V. Ngo. Parallel loop transformation techniques for vector-based multiprocessor systems. Ph.D. thesis, U. of Minn., 1994.
20. D. Nuzman and R. Henderson. Multi-platform auto-vectorization. In CGO, 2006.
21. D. Nuzman, M. Namolaru, A. Zaks, and J. H. Derby. Compiling for an indirect vector register architecture. In CF, 2008.
22. D. Nuzman, I. Rosen, and A. Zaks. Auto-vectorization of interleaved data for simd. In PLDI, 2006.
23. Gang Ren, Peng Wu, and David Padua. A preliminary study on the vectorization of multimedia applications for multimedia extensions. In 16th International Workshop of Languages and Compilers for Parallel Computing, October 2003.
24. R. G. Scarborough and H. G. Kolsky. A vectorizing fortran compiler. IBM J. of R & D, 30(2):163-171, March 1986.
25. P. B. Schneck. Automatic recognition of vector and parallel operations in a higher level language. SIGPLAN Not., 7(11):45-52, 1972.
26. A. Shahbahrami, B.H.H. Juurlink, and S. Vassiliadis. Efficient vectorization of the fir filter. In ProRisc 2005, pages 432-437, November 2005.
27. J. Shin, J. Chame, and M. W. Hall. Compiler-controlled caching in superword register files for multimedia extension architectures. In PACT, September 2002.
28. J. Shin, M. Hall, and J. Chame. Superword-level parallelism in the presence of control flow. In CGO, March 2005.
29. K. B. Smith, A. J.C. Bik, and X. Tian. Support for the intel pentium 4 processor with hyper-threading technology in intel 8.0 compilers. Intel Tech. J., 8(1):19-31, February 2004.
30. C. Tenllado and et al. Improving superword level parallelism support in modern compilers. In CODES+ISSS, 2005.
31. C. Tenllado, L. Piñuel, M. Prieto, and F. Catthoor. Pack transposition: Enhancing superword level parallelism exploitation. In ParCo, 2005.
32. T. Tsuda and Y. Kunieda. V-pascal: an automatic vectorizing compiler for pascal with no language extensions. In Supercomputing, 1988.
33. Michael Wolfe. High Performance Compilers for Parallel Computing. Addison Wesley, 1996.
34. P. Wu, A. E. Eichenberger, and A. Wang. Efficient simd code generation for runtime alignment. In CGO, March 2005.
35. P. Wu, A. E. Eichenberger, A. Wang, and P. Zhao. An integrated simdization framework using virtual vectors. In ICS, 2005.