Data-triggered threads: Eliminating redundant computation

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2011, Pages 181-192

  Tseng, Hung Wei ^a   Tullsen, Dean M ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA CHANGE; HIGH INCIDENCE; MEMORY LOCATIONS; PARALLEL PROGRAM; PROGRAMMING MODELS; REDUNDANT COMPUTATION; REDUNDANT DATA;

PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING;

COMPUTER ARCHITECTURE;

EID: 79955927240     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2011.5749727     Document Type: Conference Paper

References (31)

1. S. Amamiya, M. Izumi, T. Matsuzaki, R. Hasegawa, and M. Amamiya. Fuce: the continuation-based multithreading processor. In Proceedings of the 4th international conference on Computing frontiers, pages 213-224, May 2007.
2. B. S. Ang and D. Chiou. StarT the Next Generation: Integrating global caches and dataflow architecture. In CSG Memo 354, Computation Structures Group, MIT Lab. for Comp. Sci, 1994.
3. Arvind and D. E. Culler. Dataflow architectures. Annual review of computer science vol. 1, 1986, pages 225-253, 1986.
4. S. Balakrishnan and G. S. Sohi. Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs. In 33rd Annual International Symposium on Computer Architecture, volume 0, pages 302-313, June 2006.
5. R. Bodík, R. Gupta, and M. L. Soffa. Load-reuse analysis: design and evaluation. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pages 64-76, New York, NY, USA, 1999. ACM.
6. D. Citron, D. Feitelson, and L. Rudolph. Accelerating multimedia processing by implementing memoing in multiplication and division units. In Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 252-261, October 1998.
7. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen. Dynamic speculative precomputation. In 34th International Symposium on Microarchitecture, pages 306-317, December 2001.
8. J. D. Collins, H. Wang, D. M. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, and J. P. Shen. Speculative precomputation: long-range prefetching of delinquent loads. In 28th Annual International Symposium on Computer Architecture, pages 14-25, July 2001.
9. D. E. Culler, A. Sah, K. E. Schauser, T. von Eicken, and J. Wawrzynek. Fine-grain parallelism with minimal hardware support: a compiler-controlled threaded abstract machine. In Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 164-175, April 1991.
10. J. B. Dennis and D. P. Misunas. A preliminary architecture for a basic data-flow processor. In 2th Annual International Symposium on Computer Architecture, pages 126-132, 1975.
11. P. Evripidou. D3-Machine: A decoupled data-driven multithreaded architecture with variable resolution support. Parallel Computing, 27(9):1197-1225, 2001.
12. J. Huang and D. Lilja. Exploiting basic block value locality with block reuse. In Fifth International Symposium on High-Performance Computer Architecture, pages 106-114, January 1999.
13. H. H. J. Hum, O. Maquelin, K. B. Theobald, X. Tian, X. Tang, G. R. Gao, P. Cupryk, N. Elmasri, L. J. Hendren, A. Jimenez, S. Krishnan, A. Marquez, S. Merali, S. S. Nemawarkar, P. Panangaden, X. Xue, and Y. Zhu. A design study of the EARTH multiprocessor. In Proceedings of the Conference on Parallel Architectures and Compilation Techniques, pages 59-68, June 1995.
14. R. A. Iannucci. Toward a dataflow/von Neumann hybrid architecture. In 15th Annual International Symposium on Computer Architecture, pages 131-140, May 1988.
15. R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, C. cheow Lim, J. Ng, and D. Sehr. An advanced optimizer for the ia-64 architecture. IEEE Micro, 20:60-68, 2000.
16. C. Kyriacou. Data-Driven Multithreading using conventional microprocessors. IEEE Transaction on Parallel Distributed System, 17(10):1176-1188, 2006.
17. K. Lepak and M. Lipasti. On the value locality of store instructions. In 27th Annual International Symposium on Computer Architecture, pages 182-191, March 2000.
18. K. Lepak and M. Lipasti. Silent stores for free. In 33rd International Symposium on Microarchitecture, pages 22-31, December 2000.
19. M. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. SIGOPS Operating Systems Review, 30(5):138-147, 1996.
20. P. Marcuello, A. González, and J. Tubella. Speculative multithreaded processors. In ICS '98: Proceedings of the 12th international conference on Supercomputing, pages 77-84, New York, NY, USA, 1998. ACM.
21. D. Michie. Memo functions and machine learning. Nature, 218:19-22, 1968.
22. R. Nikhil, G. Papadopoulos, and Arvind. *T: A multithreaded massively parallel architecture. In 19th Annual International Symposium on Computer Architecture, pages 156-167, May 1992.
23. R. S. Nikhil. Can dataflow subsume von Neumann computing? In 16th Annual International Symposium on Computer Architecture, pages 262-272, May 1989.
24. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Tenth International Comference on Architectural Support for Programming Languages and Operating Systems, October 2002.
25. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multi-scalar processors. In 22nd Annual International Symposium on Computer Architecture, pages 414-425, New York, NY, USA, 1995. ACM.
26. G. S. Sohi and A. Sodani. Dynamic instruction reuse. In 24th Annual International Symposium on Computer Architecture, pages 194-205, June 1997.
27. J. Steffan, C. Colohan, A. Zhai, and T. Mowry. A scalable approach to thread-level speculation. In 27th Annual International Symposium on Computer Architecture, pages 1-12, March 2000.
28. D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proceedings of 22nd Annual Computer Measurement Group Conference, December 1996.
29. D. Tullsen, S. Eggers, and H. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In 22nd Annual International Symposium on Computer Architecture, pages 392-403, Jun 1995.
30. W. Zhang, B. Calder, and D. Tullsen. An event-driven multithreaded dynamic optimization framework. In Proceedings of the 14th international conference on Parallel Architectures and Compilation Techniques, pages 87-98, September 2005.
31. C. Zilles and G. Sohi. Execution-based prediction using speculative slices. In 28th Annual International Symposium on Computer Architecture, pages 2-13, July 2001.