Accelerating Multi-Media Processing by Implementing Memoing in Multiplication and Division Units

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 33, Issue 11, 1998, Pages 252-261

  Citron, Daniel ^a   Feitelson, Dror ^a   Rudolph, Larry ^b  

^a HEBREW UNIVERSITY OF JERUSALEM   (Israel)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0346339905     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/291006.291056     Document Type: Article

References (25)

1. Hennessy J. L. and Patterson D. A., "Computer Architecture: A Quantitative Approach," Morgan Kaufmann Publishers, San Mateo CA, 1990.
2. http://www.intel.com/design/
3. http://www.digital.com/info
4. http://www.sgi.com/MIPS/products/r10k
5. http://www.mot.com/SPS/PowerPC/products
6. http://www.sun.com/microelectronics/datasheets
7. http://www.hp.com/wsg/strategies
8. Michie D., "Memo Functions and Machine Learning," Nature 218, pp 19-22, 1968.
9. L. Sterling and E. Shapiro, "The Art of Prolog, 2nd Ed.", MIT Press Cambridge MA, 1992.
10. Abelson, H. and Sussman, G.J. Structure and Interpretation of Computer Programs. MIT Press, Cambridge, Mass. 1985.
11. R. Milner, M. Tofte, R. Harper, and D. MacQueen, The Definition of Standard ML (Revised). MIT Press, Cambridge, Mass. 1997.
12. P. Soderquist and M. Leeser, "An area/performance comparison of subtractive and multiplicative divide/square root implementations," Proc. 12th IEEE Symp. Computer Arithmetic, pp. 132-139, July 1995.
13. Atkins, D.E. "Higher-radix division using estimates of the divisor and partial reminders," IEEE Trans. on Computers C-17:10, 925-934,1968.
14. S. Richardson, "Exploiting Trivial and Redundant Computation", Proc. of the 11th Symp. on Computer Arithmetic, pp. 220-227, July 1993.
15. S. Oberman, M. Flynn, "Reducing Division Latency with Reciprocal Caches", Reliable Computing, Vol 2, no. 2, pages 147-153, April 1996.
16. Price W.J., "A Benchmark Tutorial," IEEE Micro, pp. 28-43, October 1989.
17. http://www.netlib.org/benchweb
18. A. Sodani, G. Sohi, "Dynamic Instruction Reuse", Proc. of the 24th Int. Symp. on Computer Architecture, June 1997.
19. Cmelik R. and Keppel D., Shade: A Fast Instruction-Set Simulator for Execution Profiling, Sun Microsystems Laboratories.
20. D. Argiro and C. Gage, "Khoros User's Manual," U. of New Mexico, 1991.
21. M. Franklin and G. Sohi, "Register Traffic Analysis for Streamlining Inter-Operation Communication in Fine-Grain Parallel Processors," Proc. of Micro 25, pp 236-245, 1992.
22. A. K. Jalin, "Fundamentals of Digital Image Processing," Prentice Hall, Englewood Cliffs NJ, 1989.
23. T. Yeh and Y. Patt, "A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History," Proc. of the 20th Int. Symp. on Computer Architecture, pp 191-201, 1993.
24. N. Jouppi, "Cache Write Policies and Performances," Proc. of the 20th Int. Symp. on Computer Architecture, pp 191-201, 1993.
25. J. Chen, A. Borg, N. Jouppi, "A Simulation Based Study of TLB Performance," Proc. of the 18th Int. Symp. on Computer Architecture, pp 114-123, 1991.