Fuce: The continuation-based multithreading processor

2007 Computing Frontiers, Conference Proceedings

Volumn , Issue , 2007, Pages 213-224

  Amamiya, Satoshi ^a   Izumi, Masaaki ^a   Matsuzaki, Takanori ^b   Hasegawa, Ryuzo ^a   Amamiya, Makoto ^a  

^a KYUSHU UNIVERSITY   (Japan)

^b KINKI UNIVERSITY   (Japan)

Author keywords

Chip multi processor; Continuation based multithread programming; Multithreading; Thread level parallelism

Indexed keywords

COMPUTER HARDWARE; COMPUTER SIMULATION; COST EFFECTIVENESS;

CHIP MULTI-PROCESSORS; CONTINUATION-BASED MULTITHREAD PROGRAMMING; MULTITHREADING; THREAD-LEVEL PARALLELISM;

PROGRAM PROCESSORS;

EID: 35348913836     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1242531.1242563     Document Type: Conference Paper

References (18)

1. M. Amamiya and et al. Research On the Kernel System based on Fine-grain Multithreading for Parallel and Distributed Processing. Report of Scientific Research (A) (15200002) granted by JSPS, (in Japanese), 2006.
2. M. Amamiya and T. Kawano. Advanced Topics in Dataflow Computing and Multithreading, chapter Design Principle of Massively Parallel Distributed-Memory Multiprocessor Architecture, pages 1-17. IEEE Press, 1995.
3. S. Amamiya, R. Hasegawa, H. Fujita, A. Hirano, and M. Amamiya. A language design for non-interruptible multithreading environment fuce. 2007. submitted to ISC2007
4. J. Clabes, J. Friedrich, M. Sweet, J. DiLullo, S. Chu, D. Plass, J. Dawson, P. Muench, L. Powell, M. Floyd, B. Sinharoy, M. Lee, M. Goulet, J. Wagoner, N. Schwartz, S. Runyon, G. Gorman, P. Restle, R. Kalla, J. McGill, and S. Dodson. Design and implementation of the POWER5 microprocessor. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 670-672, New York, NY, USA, 2004. ACM Press.
5. S. Gochman, A. Mendelson, A. Naveh, and E. Rotem. Introduction to Intel Core Duo Processor Architecture. Intel Technology Journal, 10(2):89-97, 2006.
6. H. H. J. Hum, O. Maquelin, K. B. Theobald, X. Tian, X. Tang, G. R. Gao, P. Cupryk, N. Elmasri, L. J. Hendren, A. Jimenez, S. Krishnan, A. Marquez, S. Merali, S. S. Nemawarkar, P. Panangaden, X. Xue, and Y. Zhu. A design study of the earth multiprocessor. In PACT '95: Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, pages 59-68, Manchester, UK, UK, 1995. IFIP Working Group on Algol.
7. K. M. Kavi, H. Y. Youn, and A. R. Hurson. PL/PS: A Non-Blocking Multithreaded Architecture With Decoupled Memory And Pipelines. In Proceedings of the Fifth International Conference on Advanced Computing (ADCOMP '97), Madras, India., 1997.
8. P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: a 32-way multithreaded Sparc processor. Micro, IEEE, 25(1):21-29, 2005.
9. S. Kusakabe, M. Izumi, S. Amamiya, Y. Nomura, H. Taniguchi, and M. Amamiya. Scalability of Continuation-based Fine-grained Multithreading in Handing Multiple I/O Requests on Fuce. to appear in Computing Frontier, 2007.
10. J. L. Lo, S. J. Eggers, J. S. Emer, H. M. Levy, R. L. Stamm, and D. M. Tullsen. Converting Thread-Level Parallelism to Instruction-Level Parallelism via Simultaneous Multithreading. ACM Transactions on Computer Systems, 15(3):322-354, 1997.
11. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1):4-15, 2002.
12. MIPS Technolocies, MIPS32 Architecture For Programmers Volume II: The MIPS32 Instruction Set.
13. R. S. Nikhil, G. M. Papadopoulos, and Arvind. *T: a multithreaded massively parallel architecture. SIGARCH Comput. Archit. News, 20(2):156-167, 1992.
14. L. Roh and W. A. Najjar. Analysis of Communications and Overhead Reduction in Multithreading Execution. In Proceedings of the 1995 International Conference on Parallel Architectures and Compilation Techniques, 1995.
15. S. Sakai, Y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. An architecture of a dataflow single chip processor. In ISCA '89: Proceedings of the 16th annual international symposium on Computer architecture, pages 46-53, New York, NY, USA, 1989. ACM Press.
16. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture. In Proceedings of the 30th Annual International Symposium on Computer Architecture, pages 422-433, 2003.
17. U. T. Sigmund U. Evaluating a Multithreaded Superscalar Microprocessor Versus a Multiprocessor Chip. In Proceedings of the 4th PASA Workshop on Parallel Systems and Algorithms, pages 147-159, 1996.
18. T. Ungerer, B. Robič, and J. Šilc. A survey of processors with explicit multithreading. ACM Computing Surveys, 35(1):29-63, 2003.