An offset-tolerant current-sampling-based sense amplifier for sub-100nA-cell-current nonvolatile memory

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 206-207

  Chang, Meng Fan ^a   Shen, Shin Jang ^a   Liu, Chia Chi ^a   Wu, Che Wei ^a   Lin, Yu Fan ^a   Wu, Shang Chi ^a   Huang, Chia En ^a,b   Lai, Han Chao ^a,b   King, Ya Chin ^a   Lin, Chorng Jung ^a   Liao, Hung Jen ^b   Chih, Yu Der ^b   Yamauchi, Hiroyuki ^c  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

^c FUKUOKA INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

NONVOLATILE STORAGE; THRESHOLD VOLTAGE;

CURRENT SAMPLINGS; LOGIC PROCESS; MULTIPLE-LEVEL CELLS; NON-VOLATILE MEMORY; ONE-TIME PROGRAMMING; RANDOM ACCESS; SENSE AMPLIFIER; VTH VARIATIONS;

COMPUTER CIRCUITS;

EID: 79955743366     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2011.5746284     Document Type: Conference Paper

References (7)

1. R.-A. Cernea, et al. "A 34MB/s MLC write throughput 16 Gb NAND with all bit line architecture on 56nm technology," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp.186-194, Jan. 2009.
2. D. Nobunaga, et al., "A 50nm 8Gb NAND Flash memory with 100MB/s program throughput and 200MB/s DDR interface," ISSCC Dig. Tech. Papers, pp. 426-427, Feb. 2008.
3. M.-F. Chang, et al., "A 0.29V embedded NAND-ROM in 90nm CMOS for ultra-low-voltage applications," ISSCC Dig. Tech. Papers, pp. 266-267, Feb 2010.
4. C. E. Huang, et al., "A new self-aligned nitride MTP cell with 45nm CMOS fully compatible process," IEDM Dig. Tech. Papers, pp.91-94, Dec. 2007.
5. C. J. Chevallier, et al., "A 0.13μm 64Mb multi-layered conductive metal-oxide memory," ISSCC Dig. Tech. Papers, pp.260-261, Feb. 2010.
6. J. Javanifard, et al., "A 45nm self-aligned-contact process 1Gb NOR Flash with 5MB/s program speed," ISSCC Dig. Tech. Papers, pp.424-425, Feb. 2008.
7. M.-K. Seo, et al. "A 130-nm 0.9V 66-MHz 8-Mb (256Kx32) local SONOS embedded Flash EEPROM," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 877-883, April 2005.