An 8mW 50MS/s CT ΔΣ modulator with 81dB SFDR and digital background DAC linearization

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 472-473

  Kauffman, John G ^a   Witte, Pascal ^a   Becker, Joachim ^a   Ortmanns, Maurits ^a  

^a UNIVERSITY OF ULM   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FEEDBACK LINEARIZATION; RADIO TRANSCEIVERS; SURVEYING; TIME DOMAIN ANALYSIS;

DELTA SIGMA MODULATOR; DESIGN IMPROVEMENTS; DIGITAL BACKGROUND; EXCESS LOOP DELAYS (ELD); SAMPLING FREQUENCIES; SAMPLING PERIOD; SPEED REQUIREMENT; WIRELESS TRANSCEIVER;

MODULATORS;

EID: 79955721443     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2011.5746402     Document Type: Conference Paper

References (8)

1. P. Crombez, G. van der Plas, M. Steyaert, M. Craninckx, "Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CT ΔΣ for SDR in 90 nm Digital CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1159-1171, June, 2010.
2. K.Reddy and S. Pavan, "A 20.7 mW Continuous-Time Delta-Sigma Modulator with 15 MHz Bandwidth and 70dB Dynamic Range," ESSCIRC, pp. 210-213, Sept., 2009.
3. M. Park and M. Perrott, "A 0.13μm CMOS 78dB SNDR 87mW 20MHz BW CT ΔΣ ADC with VCO-Based Integrator and Quantizer," ISSCC Dig. Tech. Papers, pp. 170-171, Feb., 2009.
4. V. Dhanasekaran, M. Gambhir, M.M. Elsayed, et al., "A 20MHz BW 68dB DR CT ΔΣ ADC Based on a Multi-Bit Time-Domain Quantizer and Feedback Element," ISSCC Dig. Tech. Papers, pp. 174-175, Feb., 2009.
5. G. Mitteregger, C. Ebner, S. Mechnig, et al., "A 14b 20mW 640MHz CMOS CT DS ADC with 20MHz Signal Bandwidth and 12b ENOB," ISSCC Dig. Tech. Papers, pp. 62-63, Feb., 2006.
6. J. Silva, X. Wang, P. Kiss, U.-K. Moon, and G.C. Temes, "Digital Techniques for Improved ΔΣ Data Conversion," IEEE CICC, pp. 183-190, May, 2002.
7. P. Witte and M. Ortmanns, "Background DAC Error Estimation Using a Pseudo Random Noise Based Correlation Technique for Sigma-Delta Analog-to-Digital Converters," IEEE TCAS-I, vol. 57, no. 7, pp. 1500-1512, July, 2010.
8. M. Vadipour, C. Chen, C. Yazdi, et al., "A 2.1 mW/3.2 mW Delay-Compensated GSM/WCDMA ΣΔ Analog-Digital Converter," IEEE Symp. VLSI Circuits, pp. 180-181, June, 2008.