A Characterization of Processor Performance in the VAX-11/780

Proceedings - International Symposium on Computer Architecture

Volumn 1998-June, Issue , 1998, Pages 274-283

  Emer, Joel S ^a   Clark, Douglas W ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MEASUREMENT TECHNIQUES; MEMORY-MANAGEMENT; MONITORING TECHNIQUES; NOVEL HARDWARE; OPCODES; PROCESSING TIME; PROCESSOR PERFORMANCE; SYNTHETIC WORKLOADS; TIME-SHARING; TIME-SPENT;

EID: 79953111848     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/285930.285986     Document Type: Conference Paper

References (16)

1. Alpert, D. Carberry, D., Yamamura, M.,Chow, Y., and Mak, P32-bit Processor Chip Integrates Major System Functions. Electronics 56, 14 (July 14, 1983), pp. 113119.
2. Clark, D.W. Cache Performance in the VAX-11/780. ACM TOCS 1,1 (Feb. 1983), pp. 24-37.
3. Clark, D.W. and Emer, J.S. Performance of the VAX-11/780 Translation Buffer: Simulation and Measurement. Submitted for publication, Nov. 1983.
4. Clark, D.W. and Levy, H.M., Measurement and Analysis of Instruction Use in the VAX-11/780. Proc. 9 th Annual Symp. on Comp. Arch., Austin, April 1982, pp. 9-17.
5. Digital Equipment Corp. VAX/VMS Internals and Data Structures. Document No. AA-K785A-TE, Digital Equipment Corp., Maynard, MA.
6. Digital Equipment Corp. VAX-11 Architecture Reference Manual. Document No. EK-VAXAR-RM-001, Digital Euipment Corp., Maynard, MA, May 1982.
7. Greenbaum, H.J. A Simulator of Multiple Interactive Users to Drive a Time-Shared Computer System. M.S. Thesis, MIT Project MAC report MAR-TR-54, Oct.1968.
8. Huck, J.C. Comparative Analysis of Computer Architectures. Ph.D. thesis, TR No. 83-243, Computer Systems Lab., Stanford, May 1983.
9. Levy, H.M., and Eckhouse, R.H. Computer Programming and Architecture: The VAX-11. Digital Press, Bedford, MA, 1980.
10. Lunde, A. Empirical Evaluation of Some Features of Instruction Set Processor Architectures. CACM 20, 3 (March 1977), 143-153.
11. McDaniel, G. An Analysis of a Mesa Instruction Set Using Dynamic Instruction Frequencies. Symposium on Architectural Support for Programming Languages and Operating Systems, Palo Alto, CA, March 1982, pp. 167176.
12. Peuto, B.L., and Shustek, L.J. An Instruction Timing Model of CPU Performance. Proc. 4th Annual Symp. on Computer Architecture, 1977, pp. 165-178.
13. Strecker, W.D., VAX-11/780-A Virtual Address Extension for the PDP-11 Family Computers. Proc. NCC, AFIPS Press, Montvale, N.J., 1978.
14. Watkins, S.W., and Abrams, M.D. Survey of Remote Terminal Emulators. NBS Special Publication 500-4, April 1977.
15. Wiecek, C.A. A Case Study of VAX-11 Instruction Set Usage for Compiler Execution. Symposium on Architectural Support for Programming Languages and Operating Systems, Palo Alto, CA, March 1982, pp. 177184.
16. Winder,. R.O. A Data Base for Computer Performance Evaluation. IEEE Computer 6, 3. (March 1973), pp. 2529.