Thermal and power characterization of field-programmable gate arrays

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2011, Pages 111-114

  Nowroz, Abdullah Nazma ^a   Reda, Sherief ^a  

^a Brown University   (United States)

Author keywords

Power mapping; Sensors; Thermal characterization

Indexed keywords

ALGORITHMIC TECHNIQUES; FPGA CHIPS; HOT SPOT; NO SENSOR; POTENTIAL FIELD; POWER CHARACTERIZATION; POWER MAPPINGS; SOFT PROCESSORS; SOFT-SENSING TECHNIQUE; THERMAL CHARACTERIZATION; THERMAL EMISSIONS;

IMAGING TECHNIQUES; LOGIC GATES; SENSORS; THERMOGRAPHY (IMAGING);

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79952962451     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1950413.1950437     Document Type: Conference Paper

References (12)

1. R. Cochran, A. Nowroz, and S. Reda, "Post-Silicon Power Characterization Using Thermal Infrared Emissions, " in International Symposium on Low Power Electronics and Design, 2010, pp. 331-336.
2. H. Hamann, A. Weger, J. Lacey, Z. Hu, and P. Bose, "Hotspot-Limited Microprocessors: Direct Temperature and Power Distribution Measurements, " IEEE Journal of Solid-State Circuits, vol. 42, no. 1, pp. 56-65, 2007.
3. B. Lee, K. Chung, B. Koo, and N. Eum, "Thermal Sensor Allocation and Placement for Reconfigurable Systems, " Transactions on Design Automation of Electronic Systems, vol. 4, no. 41, pp. 50:1-23, 2009.
4. F. Li, Y. Lin, L. He, D. Chen, and J. Cong, "Power Modeling and Characteristics of Field Programmable Gate Arrays, " IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 24, no. 11, pp. 1712-1724, 2005.
5. S. Lopez-Buedo and E. I. Boemo, "Making Visible the Thermal Behaviour of Embedded Microprocessors on FPGAs: A Progress Report, " in International Symposium on Field Programmable Gate Arrays, 2004, pp. 79-86.
6. S. Lopez-Buedo, J. Garrido, and E. Boemo, "Dynamically Inserting, Operating, and Eliminating Thermal Sensors of FPGA-Based Systems, " IEEE Transactions on Components and Packaging Technologies, vol. 25, no. 4, pp. 561-566, 2002.
7. F. J. Mesa-Martinez, M. Brown, J. Nayfach-Battilana, and J. Renau, "Measuring Performance, Power, and Temperature from Real Processors, " in International Symposium on Computer Architecture, 2007, pp. 1-10.
8. R. Mukherjee, S. Mondal, and S. O. Memik, "Thermal Sensor Allocation and Placement for Reconfigurable Systems, " in International Conference on Computer Aided Design, 2006, pp. 437-442.
9. A. N. Nowroz, R. Cochran, and S. Reda, "Thermal Monitoring of Real Processors: Techniques for Sensor Allocation and Full Characterization, " in Design Automation Conference, 2010, pp. 56-61.
10. K. Poon, S. Wilton, and A. Yan, "A Detailed Power Model for Field-Programmable Gate Arrays, " ACM Transactions on Design Automation of Electronic Systems, vol. 10, no. 2, pp. 279-302, 2005. (Pubitemid 43078394)
11. L. Shang, A. Kaviani, and K. Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family, " in International Symposium on Field Programmable Gate Arrays, 2002, pp. 157-164.
12. K. Zick and J. Hayes, "On-line Sensing for Healthier FPGA Systems, " in International Symposium on Field Programmable Gate Arrays, 2010, pp. 239-248.