A detailed power model for field-programmable gate arrays

ACM Transactions on Design Automation of Electronic Systems

Volumn 10, Issue 2, 2005, Pages 279-302

  Poon, Kara K W ^a   Wilton, Steven J E ^a   Yan, Andy ^a  

^a UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Architecture; Power consumption; Power estimation model; Sensitivity analysis

Indexed keywords

EID: 30544455212     PISSN: 10844309     EISSN: 10844309     Source Type: Journal    
DOI: 10.1145/1059876.1059881     Document Type: Review

References (33)

1. AHMED, E. 2000. The effect of LUT and cluster size on deep-submicron FPGA performance and density. In Proceedings of the ACM International Symposium on Field-Programmable Gate Array.
2. ALTERA. 2001. APEX 20K programmable logic device family data sheet, ver. 4.1. Altera Corp., San Jose, CA. Web site: www.altera.com.
3. BETZ, V., ROSE, J., AND MARQUARDT, A. 1999. Architecture and CAD For Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell, MA.
4. BETZ, V. 2000. VPR and T-VPack user's manual, ver. 4.30.
5. CONG, J. AND DING, Y. 1994. Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aid. Des. Integrat. Circ. Syst. 13 1, 1-12.
6. CHANG, Y. W., WONG, D., AND WONG, C. 1996. Universal switch modules for FPGA design. ACM Trans. Des. Automat. Electron. Syst. 1, 80-101.
7. ECKERBERT, D. AND LARSSON-EDEPORS, P. 2001. Interconnect-driven short-circuit power modeling. In Proceedings of the Euromicro Symposium on Digital Systems Design. 412-421.
8. GEORGE, V., ZHANG, H., AND RABAEY, J. 1999. The design of a low energy FPGA. In Proceedings of the International Symposium on Low Power Electronics and Design. 188-193.
9. HWANG, J. M., CHIANG, F. Y., AND HWANG, T. T. 1998. A re-engineering approach to low power FPGA design using SPFD. In Proceedings of Design Automation Conference. 722-725.
10. KANG, S. M. AND LEBLEBICI, Y. 1999. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill, New York, NY.
11. KUMAH, R. AND RAVIKUMAR, C. P. 2002. Leakage power estimation for deep submicron circuits in an ASIC design environment. In Proceedings of the 15th International Conference on VLSI Design (Jan.).
12. LAMOUREUX, J. AND WILTON, S. 2003. On the interaction between power-aware FPGA CAD algorithms. In Proceedings of the IEEE International Conference on Computer-Aided Design.
13. LEMIEUX, G. G. AND BROWN, S. D. 1993. A detailed router for allocation wire segments in fleid programmable gate arrays. In Proceedings of the ACM Physical Design Workshop.
14. LESEA, A. AND ALEXANDER, M. 2001. Powering Xilinx FPGAs, XAPP158, ver. 1.4. Xilinx Inc., San Jose, CA. Web site: www.xilinx.com.
15. LESHAVARZI, A., ROY, K., AND HAWKINC, S. 1997. Intrinsic leakage in low power deep submicron CMOS ICs. In Proceedings of the IEEE International Test Conference. 146-155.
16. LI, F., CHEN, D., HE, L., AND CONG, J. 2003. Architecture evaluation for power-efficient FPGAs. In Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays. 175-184.
17. MASUD, M. I. AND WILTON, S. J. E. 1999. A new switch block for segmented FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications, PP. 274-281.
18. NAJM, F. N. 1994a. A survey of power estimation techniques in VLSI circuits. IEEE Trans. VLSI Syst. 2, 4 (Dec.), 446-455.
19. NAJM, F. N. 1994b. Low-pass filter for computing the transition density in digital circuits. IEEE Trans. Comput.-Aide. Des. 13, 9 (Sept.), 1123-1131.
20. NAJM, F. N. 1995b. Power estimation techniques for integrated circuits. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design.
21. NAJM, F. N. 1995a. Feedback, correlation, and delay concerns in the power estimation of VLSI circuits. In Proceedings of the ACM/IEEE Design Automation Conference. 612-617.
22. RABAEY, J. M. 1996. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Englewood Cliffs, NJ.
23. SENTOVICH, E. M. ET AL. 1992. SIS: A system for sequential circuit analysis. Tech. rep. UCB/ERL/M92/41. University of California, Berkeley, Berkeley, CA.
24. SHANG, L., KAVIANI, A. S., AND BATHALA, K. 2002. Dynamic power consumption in virtex-II FPGA family. In Proceedings of the ACM International Symposium on Field-Programmable Gate Array. 157-164.
25. TOH, K. Y., KO, P. K., AND MEYER, R. G. 1988. An engineering model for short-channel MOS devices. IEEE J. Solid-State Circ. SC-23, 4 (Aug.), 950-958.
26. TSUI, C. Y., PEDRAM, M., AND DESPAIN, A. M. 1994. Exact and approximate methods for calculating signal and transition probabilities in FSMs. In Proceedings of the Design Automation Conference. 18-23.
27. TUAN, T., LI, S.-F., AND RABAEY, J. 2001. Reconfigurable platform design for wireless protocol processors. In Proceedings of the 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 2 (May). 893-896.
28. WANG, Q. AND VRUDHULA, S.B.K. 1999. A new short circuit power model for complex CMOS gates. In Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low Power Design (Volta99). 98-106.
29. XILINX. 1999. Understanding XC9500XL CPLD power, ver. 1.1. Xilinx, Inc., San Jose, CA Web site: www.iilinx.com.
30. XILINX. 2001. Virtex-E 1.8V field programmable gate arrys datasheet, ver 2.2. Xilinx, Inc., San Jose, CA. Web site: www.zilinx.com.
31. XILINX. 2002. Virtex power estimator user guide, XAPP152, ver. 1.1. Xilinx, Inc., San Jose, CA. Web site: www.zilinx.com.
32. YAN, A., CHENG, R., AND WILTON, S.J.E. 2002. On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques. In Proceedings of the ACM International Symposium on Field-Programmable Gate Arrays. 147-156.
33. YEAP, G. 1998. Practical Low Power Digital VLSI Design. Kluwer Academic Publishers, Norwell, MA