Choice of power and control hardware for smart LED luminary

BEC 2010 - 2010 12th Biennial Baltic Electronics Conference, Proceedings of the 12th Biennial Baltic Electronics Conference

Volumn , Issue , 2010, Pages 331-334

  Suzdalenko, A ^a   Galkin, I ^a  

^a RIGA TECHNICAL UNIVERSITY   (Latvia)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; LIGHTING; LIGHTING FIXTURES; SENSORS;

CONTROL HARDWARES; DATA EXCHANGE; ENERGY EFFICIENT; INTENSITY OF LIGHT; LIGHTING SYSTEMS;

LIGHT EMITTING DIODES;

EID: 79952154368     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BEC.2010.5630783     Document Type: Conference Paper

References (19)

1. P. Mazumder et al., "Digital circuit applications of resonant tunnelling devices", Proc. IEEE, vol. 86, pp. 664-686, Apr. 1998.
2. K.S. Maezawa, H. Kishimoto, T. Mizutani, "100 GHz Operation of a Resonant Tunneling Logic Gate MOBILE Having a Symmetric Configuration", Proc. Int. Canf on Indium Phosphide and Related Materials, pp. 46-49, 2006.
3. S. Choi, Y. Jeong, J. Lee, K. Yang, "A Novel High-Speed Multiplexing IC Based on Resonant Tunneling Diodes", IEEE Trans. on nanotechnology already available on-line.
4. S. V. Sudirgo, R. Nandgaonkar, R.P. Hirschman, S. Rommel, S. K. Kurinec, P.E. Thompson, J. Niu, P.R. Berger, "Overgrown Si/SiGe Resonant Interband Tunnel Diodes for Integration with CMOS", 62nd Device Research Conf. Dig., vol. 1, pp. 109-110, 2004.
5. N. C. Jin, R. Yu, P.R. Berger, P. E. Thompson, "Improved Vertically Stacked Si/SiGe Resonant Interband Tunnel Diode Pair with Small Peak Voltage Shift and Unequal Peak Currents", Electron. Lett., vol. 40, pp. 1548-1550, 2004.
6. S.-Y.Y. Chung, R. Jin, N. Park, S-Y. Berger, P.E. Thompson, "Si/SiGe resonant interband tunnel diode with fro 20.2 GHz and peak current density 218 kA/cm2for K-band mixed-signal applications", IEEE Electron Device Lett., vol. 27, no. 5, pp. 364-367, 2006.
7. P.E. Thompson, G.G. Jernigan, S.-Y. Park, R. Yu, R. Anisha, P.R. Berger, D. Pawlik, R. Krom, S.L. Rommel, "P and B doped Si Resonant Interband Tunnel Diodes with as-grown Negative Differential Resistance", Electronics Letters, vol. 45, no. 14, pp. 759-761, 2009.
8. S.-Y. Park, R. Anisha, P. R. Berger, R. Loo, N. D. Nguyen, S. Takeuchi, M. Caymax, "Si/SiGe Resonant Interband Tunneling Diodes Incorporating δ- Doping Layers Grown by Chemical Vapor Deposition", IEEE Electron Devices Letters, vol. 30, no. 11, pp. 1173-1175, Nov. 2009.
9. S.L. Rommel et al., "Record PVCR GaAs-based tunnel diodes fabricated on Si substrates using aspect ratio trapping", IEEE International Electron Devices Meeting (IEDM), 2008.
10. D. Pawlik, S. Sieg, S.K. Kurinec, S.L. Rommel, Z. Cheng, J.-S. Park, J. Hydrick, A. Lochtefeld, "Alloyed Junction Ge Esaki Diodes on Si Substrates realised by Aspect Ratio Trapping Technique", Electronics Letters, vol. 44, no. 15, pp. 930-931, July 2008.
11. L. Ding, Pinaki Mazumder, "On Circuit Techniques to Improve Noise Immunity of CMOS Dynamic Logic", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 9, pp. 919-925, Sept. 2004.
12. K. Karda, J. Brockman, S. Sutar, A. Seabaugh, J. Nahas, "One-Transistor Bistable-Body Tunnel SRAM", IEEE International Conference on IC Design and Tecnology ICICDT'09, pp. 233-236, 2009.
13. A. Seabaugh, "Promise of Tunnel Diode Integrated Circuits", Tunnel Diode and CMOS/HBT Integration Workshop, December, 1999.
14. Shriram Kulkarni, Pinaki Mazumder, "Edge-Triggered Flip-Flop Circuit Based on Resonant-Tunneling Diodes and MOSFETs", European Conference on Circuit Theory and Design, August, 2001.
15. Hui Zhang, Pinaki Mazumder, Kyounghoon Yang, "Resonant unneling diode based qmos edge triggered flip-flop design", IEEE International Symposium on Circuits and Systems (ISCAS), 2004.
16. C. Pacha et al., "Threshold logic circuit design of parallel adders using resonant tunnelling devices", IEEE Trans. VLSI Systems, vol. 8, no. 5, pp. 558-572, 2000.
17. H. Pettenghi et al., "Single phase clock scheme for MOBILE logic gates", Electronics Letters, vol. 42, no. 24, pp. 1382-1383, Nov. 2006.
18. J. Yuan, C. Svensson, "High-speed CMOS circuit technique", IEEE J Solid-State Circuits, vol. 24, pp. 62-70, Feb. 1989.
19. W. Prost et al., EU 1ST Report LOCOM, no. 28, pp. 844, Dec. 2000.