One-transistor bistable-body tunnel SRAM

2009 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT 2009

Volumn , Issue , 2009, Pages 233-236

  Karda, Kamal ^a   Brockman, Jay ^a   Sutar, Surajit ^a   Seabaugh, Alan ^a   Nahas, Joseph ^a  

^a UNIVERSITY OF NOTRE DAME   (United States)

Author keywords

SRAM; Static random access memory; TSRAM; Tunnel diode

Indexed keywords

BAND TO BAND TUNNELING; BI-STABILITY; BISTABLES; BODY VOLTAGE; MOS TRANSISTORS; MOS-FET; SRAM; SRAM CELL; STATIC RANDOM ACCESS MEMORY;

DIODES; HEAT RADIATION; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; STATIC RANDOM ACCESS STORAGE; TRANSISTOR TRANSISTOR LOGIC CIRCUITS; TUNNEL DIODES;

WIND TUNNELS;

EID: 77950334732     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICDT.2009.5166303     Document Type: Conference Paper

References (10)

1. Y. Wang, U. Bhattacharya, F. Hamzaoglu, P. Kolar, Y. Ng, L. Wei, Y. Zhang, K. Zhang, and M. Bohr, "A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ metal-gate CMOS with integrated power management," 2009 ISSCC, pp. 455-456.
2. J. van der Wagt, "Tunneling-based SRAM," Proc. IEEE, vol. 87, pp. 571-595, Apr. 1999
3. S. Sutar, Q. Zhang, and A. Seabaugh, "Structural sensitivity on interband tunnel diodes for SRAM ," 2008 Dev. Res. Conf. Tech. Dig., pp. 65-66.
4. W. Zhao and Y. Cao, "Predictive technology model for nano-CMOS design exploration," ACM J. Emerging Technologies in Computing Systems, vol. 3, no.1, pp. 1-17, Apr. 2007.
5. "Predictive technology model for high-performance 32nm node. Using high-k, metal gate and stress" http://www.eas.asu.edu/~ptm/.
6. K. Osada, Y. Saitoh, E. Ibe, and K. Ishibashi, "16.7 fA/cell tunnel-leakage-suppressed 16 Mb SRAM for handling cosmic-ray-induced multi-errors," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2003, pp. 302-303.
7. T. Ohsawa et al., "Memory design using a one-transistor gain cell on SOI," IEEE Journal of Solid-State Circuits, Vol. 37, No.11, pp. 1510-1522, November 2002.
8. I. Ban , U. E. Avci , U. Shah , C. E. Barns , D. L. Kencke and P. Chang "Floating body cell with independently-controlled double gates for high density memory," IEDM Tech. Dig., 2006.
9. 0.3As quantum well transistor on silicon substrate using thin (<= 2 um) composite buffer architecture for high-speed and low-voltage (0.5 V) logic applications," IEDM Tech. Dig. (2008) pp. 4.
10. S. M. Sze, Physics of Semiconductor Devices, 2nd ed. (John Wiley & Sons, 1981) p. 529.