Power-efficientwork distribution method for CPU-GPU heterogeneous system

Proceedings - International Symposium on Parallel and Distributed Processing with Applications, ISPA 2010

Volumn , Issue , 2010, Pages 122-129

  Wang, Guibin ^a   Ren, Xiaoguang ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

GPGPU; Heterogeneous system; Power; Work distribution

Indexed keywords

COMPUTING ENVIRONMENTS; ENERGY CONSUMPTION; FREQUENCY-SCALING; GPGPU; HARDWARE CONFIGURATIONS; HETEROGENEOUS SYSTEM; HETEROGENEOUS SYSTEMS; HIGH PERFORMANCE COMPUTING SYSTEMS; HOMOGENEOUS SYSTEM; LENGTH CONSTRAINTS; MULTI CORE; MULTITHREADED; POWER; POWER CONSUMPTION; POWER EFFICIENT; REAL SYSTEMS; REDUCTION IN ENERGY CONSUMPTION; SINGLE PHASE; STATIC MAPPING; WORK DISTRIBUTION;

COMPUTER SYSTEMS; DISTRIBUTED PARAMETER NETWORKS; ENERGY UTILIZATION; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SCHEDULING;

ENERGY EFFICIENCY;

EID: 79952090633     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPA.2010.22     Document Type: Conference Paper

References (28)

1. "Top500 list," http://www.top500.org/lists/2009/11/, Nov 2009.
2. E. B. H. Pradeep Lall, Michael Pecht, "Influence of temperature on microelectronics and system reliability," 1997.
3. T. N. Mudge, "Power: A first class design constraint for future architecture and automation," in HiPC '00: Proceedings of the 7th International Conference on High Performance Computing. London, UK: Springer-Verlag, 2000, pp. 215-224.
4. "Green500 list," http://www.green500.org/lists/2009/11/top/ list.php/, Nov 2009.
5. I. Kadayif, M. Kandemir, and I. Kolcu, "Exploiting processor workload heterogeneity for reducing energy consumption in chip multiprocessors," Design, Automation and Test in Europe Conference and Exhibition, vol. 2, p. 21158, 2004.
6. R. Kumar, K. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Processor power reduction via single-isa heterogeneous multi-core architectures," Micro'03: Proceedings of the 36th Annual International Symposium on Microarchitecture, San Diego, CA, USA, December 3-5, 2003, vol. 2, no. 1, p. 2, 2003.
7. R. Kumar, D. M. Tullsen, and N. P. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors," in PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques. New York, NY, USA: ACM, 2006, pp. 23-32.
8. R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas, "Single-isa heterogeneous multi-core architectures for multithreaded workload performance," in ISCA, 2004, pp. 64-75.
9. M. Becchi and P. Crowley, "Dynamic thread assignment on heterogeneous multiprocessor architectures." June 2008.
10. S. Ryoo, C. I. Rodrigues, S. S. Baghsorkhi, S. S. Stone, D. B. Kirk, and W.-m. W. Hwu, "Optimization principles and application performance evaluation of a multithreaded gpu using cuda," in PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming. New York, NY, USA: ACM, 2008, pp. 73-82.
11. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, and K. Skadron, "A performance study of general-purpose applications on graphics processors using cuda," Journal of Parallel and Distributed Computing, vol. 68, no. 10, pp. 1370-1380, 2008.
12. K. Li, "Performance analysis of power-aware task scheduling algorithms on multiprocessor computers with dynamic voltage and speed," IEEE Transactions on Parallel and Distributed Systems, vol. 19, no. 11, pp. 1484-1497, 2008.
13. Y. Dong, J. Chen, X. Yang, L. Deng, and X. Zhang, "Energy-oriented openmp parallel loop scheduling," in In the Proceedings of the 2008 IEEE International Symposium on Parallel and Distributed Processing with Applications. Washington, DC, USA: IEEE Computer Society, 2008, pp. 162-169.
14. C.-K. Luk, S. Hong, and H. Kim, "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping," in In the Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture. New York, NY, USA: ACM, 2009, pp. 45-55.
15. "Powerplay Tech." http://www.amd.com/us/products/ technologies/ati-power-play/Pages/ati-power-play.aspx.
16. "Powermizer Tech." http://www.nvidia.com/object/feature powermizer.html.
17. T. Burd and R. Brodersen, "Energy efficient cmos micro-processor design," in In the Proceedings of the 28th Hawaii International Conference on System Sciences. Washington, DC, USA: IEEE Computer Society, 1995, p. 288.
18. AMD Inc., "ATI Stream SDK User Guide V1.4 beta." April 2009.
19. "Advanced configuration and power interface," http://www. acpi.info/.
20. "AMD Display Library," http://developer.amd.com/GPU/ ADLSDK/Pages/default.aspx.
21. "SPEC OpenMP Benchmark Suite," http://www.spec.org/ omp/.
22. "Finite-Difference Time-Domain Solvers," http: //developer.amd.com/SAMPLES/STREAMSHOWCASE/ Pages/default.aspx.
23. Y. Wang, K. Ma, and X. Wang, "Temperature-constrained power control for chip multiprocessors with online model estimation," ACM SIGARCH Computer Architecture News, vol. 37, no. 3, pp. 314-324, 2009.
24. M. Curtis-Maury, F. Blagojevic, C. D. Antonopoulos, and D. S. Nikolopoulos, "Prediction-based power-performance adaptation of multithreaded scientific codes," IEEE Transactions on Parallel and Distributed Systems, vol. 19, pp. 1396-1410, 2007.
25. J. Chen and L. K. John, "Efficient program scheduling for heterogeneous multi-core processors," in DAC '09: Proceedings of the 46th Annual Design Automation Conference. New York, NY, USA: ACM, 2009, pp. 927-930.
26. H. Takizawa, K. Sato, and H. Kobayashi, "Sprat: Runtime processor selection for energy-aware computing." in CLUSTER. IEEE, 2008, pp. 386-393.
27. S. Huang, S. Xiao, and W. Feng, "On the energy efficiency of graphics processing units for scientific computing," in Fifth Workshop on High-Performance, Power-Aware Computing (HPPAC'09). Washington, DC, USA: IEEE Computer Society, 2009, pp. 1-8.
28. S. Collange, D. Defour, and A. Tisserand, "Power consumption of gpus from a software perspective," in ICCS '09: Proceedings of the 9th International Conference on Computational Science. Berlin, Heidelberg: Springer-Verlag, 2009, pp. 914-923.