Energy-oriented OpenMP parallel loop scheduling

Proceedings of the 2008 International Symposium on Parallel and Distributed Processing with Applications, ISPA 2008

Volumn , Issue , 2008, Pages 162-169

  Dong, J Yong ^a   Chen, Juan ^a   Yang, Xuejun ^a   Deng, Lin ^a   Zhang, Xuemeng ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

DVS; Dynamic loop scheduling; Energy saving; OpenMP; Static loop scheduling

Indexed keywords

DISTRIBUTED PARAMETER NETWORKS; ENERGY CONSERVATION; SOFTWARE DESIGN; VOLTAGE STABILIZING CIRCUITS;

DVS; DYNAMIC LOOP SCHEDULING; ENERGY SAVING; OPENMP; STATIC LOOP SCHEDULING;

SCHEDULING;

EID: 60649114675     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPA.2008.68     Document Type: Conference Paper

References (19)

1. Wu-chun Feng. The Importance of Being Low Power in High Performance Computing. August 2005. http://www.ctwatch.org/quarterly/articles/2005/08/the- importance-of-being-low-pwer-in-high-performance-computing/.
2. Jian Li, Jose F. Martinez. Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA '06). 2006.
3. I. Kadayif, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, I. Kolcu. Exploiting Processor Workload Heterogeneity for Reducing Energy Consumption in Chip Multiprocessors. In Proceedings of Design, Automation and Test in Europe (DATE'04). Paris, France, p. 1158-1163. Feb. 2004.
4. I. Kadayif, M. Kandemir, U. Sezer. An Integer Linear Programming Based Approach for Parallelizing Applications in On-Chip Multiprocessors. In Proceedings of the 39th IEEE/ACM Design Automation Conference (DAC'02). New Orleans, LA, USA. p.703-708. June 10-14 2002.
5. Ying Chen, Zili Shao, Qingfeng Zhuge, Chun Xue, Bin Xiao, Edwin H. -M Sha. Minimizing Energy via Loop Scheduling and DVS for Multi-Core Embedded Systems.In Proceedings of the 2005 11th International Conference on Parallel and Distributed Systems (ICPADS'05).2005.
6. S. Lee, T. Sakurai. Run-time voltage hopping for low- power real-time systems. In Proceedings of the 37th Conference on Design Automation (DAC-00). June 2000.
7. D. Shin, J. Kim, S. Lee. Intra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applications. IEEE Design & Test of Computers, 18(2). p. 20-30. March 2001.
8. Chung-Hsing Hsu, U. Kremer. Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches. In Proceedings of Workshop on Power-Aware Computer Systems (PACS-02). February 2002.
9. Chung-Hsing Hsu, Ulrich Kremer. The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI'03). June 2003.
10. Fen Xie, Margaret Martonosi, Sharad Malik. Compile- Time Dynamic Voltage Scaling Settings: Opportunities and Limits. In Proceedings of ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation (PLDI-03). San Diego, California, USA. ACM Press, p.49-62. June 9-11 2003.
11. I. Kadayif, M. Kandemir, M. Karakoy. An Energy Saving Strategy Based on Adaptive Loop Parallelization. In Proceedings of Design Automation Conference (DAC'02). New Orleans, Louisiana, USA. p. 195-200. June 10-14 2002.
12. Chun Huang, Xuejun Yang. CCRG OpenMP: Experiments and Improvements. In Proceedings of the 1st International Workshop on OpenMP. Eugene, Oregon USA. Lecture Notes in Computer Science 2690. p.514-521. June 2005.
13. Chun Huang. High Productivity OpenMP for Distributed Shared Memory Architecture. Doctor dissertation. National University of Defense Technology. School of Computer. Changsha. June 2007.
14. B. J. Smith. Architecture and applications of the HEP multiprocessor computer system. In Proceedings of SPIE - Real-Time Signal Processing IV. p.241-248. 1981.
15. C. P. Kruskal, A. Weiss. Allocating Independent Subtasks on Parallel Processors. IEEE Transactions on Software Engineering, 11(10). p. 1001-1016.1985.
16. T. Burd, R. Brodersen. Energy efficient CMOS microprocessor design. In Proceedings of the 28th Hawaii International Conference on System Science (HICSS-95). January 1995.
17. Doug Burger, Todd M. Austin. The SimpleScalar tool set, Version 2.0. Technical Report:CS-TR-1342. University of Wisconsin-Madison, July 1997.
18. D. Brooks, V. Tiwari, M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of 27th International Symposium on Computer Architecture (ISCA). p.83-94. June 2000.
19. NAS Parallel Benchmarks http ://www.nas.nasa.gov/Resources/Software.