Improving SIMT efficiency of global rendering algorithms with architectural support for dynamic micro-kernels

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2010, Pages 237-248

  Steffen, Michael ^a   Zambreno, Joseph ^a  

^a Iowa State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL SUPPORT; BROKEN DOWN; CODE BLOCKS; COMPLEX CONTROL FLOW; CONTROL FLOWS; CONTROL PATH; CURRENT CONTROL; MICRO KERNEL; MULTIPLE THREADS; NEW THREAD; PROCESSOR PERFORMANCE; PROCESSOR UTILIZATION; RENDERING ALGORITHMS; RUNTIMES; THREAD GROUPS;

ALGORITHMS; CONVERGENCE OF NUMERICAL METHODS;

COMPUTER ARCHITECTURE;

EID: 79951700098     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2010.45     Document Type: Conference Paper

References (24)

1. M. Hill and M. Marty, "Amdahl's law in the multicore era," Computer, vol. 41, no. 7, pp. 33-38, Jul. 2008.
2. M. Pharr and G. Humphreys, Physically Based Rendering: From Theory to Implementation. Morgan Kaufmann Publishers Inc., 2004.
3. C. Benthin, I. Wald, M. Scherbaum, and H. Friedrich, "Ray tracing on the Cell processor," in IEEE Symposium on Inter-active Ray Tracing, Sep. 2006, pp. 15 -23. (Pubitemid 351596236)
4. T. J. Purcell, I. Buck, W. R. Mark, and P. Hanrahan, "Ray tracing on programmable graphics hardware," in ACM SIG-GRAPH Courses, 2005.
5. T. Aila and S. Laine, "Understanding the efficiency of ray traversal on GPUs," in Proceedings of High-Performance Graphics, 2009, pp. 145-149.
6. D. Cederman and P. Tsigas, "On dynamic load balancing on graphics processors," in Proceedings of Graphics Hardware, 2008, pp. 57-64.
7. S. Rixner, W. Dally, U. Kapasi, B. Khailany, A. Lopez- Lagunas, P. Mattson, and J. Owens, "A bandwidth-efficient architecture for media processing," in Proceedings of the Int'l Symposium on Microarchitecture (MICRO), 1998, pp. 3-13.
8. U. Kapasi, S. Rixner, W. Dally, B. Khailany, J. H. Ahn, P. Mattson, and J. Owens, "Programmable stream processors," Computer, vol. 36, no. 8, pp. 54-62, 2003.
9. NVIDIA, "NVIDIA CUDA Compute Unified Device Architecture Programming Guide," 2010.
10. M. Harman and S. Danicic, "A new algorithm for slicing unstructured programs," Journal of Software Maintenance, vol. 10, no. 6, pp. 415-441, 1998. (Pubitemid 128544797)
11. W. Fung, I. Sham, G. Yuan, and T. Aamodt, "Dynamic warp formation and scheduling for efficient GPU control flow," in Proceedings of the Int'l Symposium on Microarchitecture (MICRO), 2007, pp. 407-420.
12. T. Whitted, "An improved illumination model for shaded display," Communications of the ACM, vol. 23, no. 6, pp. 343-349, 1980. (Pubitemid 11433614)
13. J. Bentley, "Multidimensional binary search trees used for associative searching," Communications of the ACM, vol. 18, no. 9, pp. 509-517, 1975.
14. P. Shirley and R. Morley, Realistic Ray Tracing. AK Peters, Ltd., 2003.
15. A. Ariel, W. Fung, A. Turner, and T. Aamodt, "Visualizing complex dynamics in many-core accelerator architectures," in Proceedings of the Int'l Symposium on Performance Analysis of Systems and Software (ISPASS), 2010, pp. 164-174.
16. A. Bakhoda, G. Yuan, W. Fung, H. Wong, and T. Aamodt, "Analyzing CUDA workloads using a detailed GPU simulator," in Proceedings of the Int'l Symposium on Performance Analysis of Systems and Software (ISPASS), 2009, pp. 163-174.
17. NVIDIA, "NVIDIA Quadro FX 5800," http://www.nvidia.com/object/ product-quadro-fx-5800-us.html.
18. Benjamin Segovia, "Radius-CUDA," 2008, http://www710.univ- lyon1.fr/-bsegovia.
19. I. Wald, "Realtime Ray Tracing and Interactive Global Illumination," Ph.D. dissertation, Computer Graphics Group, Saarland University, 2004.
20. NVIDIA, "NVIDIA Compute PTX: Parallel Thread Execution ISA 1.1," 2007.
21. W. Bouknight, S. Denenberg, D. McIntyre, J. Randall, A. Sameh, and D. Slotnick, "The Illiac IV system," Proceedings of the IEEE, vol. 60, no. 4, pp. 369 - 388, Apr. 1972.
22. M. Segal and K. Akeley, "The OpenGL Graphics System: A Specification (Version 4.0)," 2010.
23. ATI, "ATI Stream Computing, Compute Abstraction Layer Programming Guide 2.0," 2010.
24. J. Sugerman, K. Fatahalian, S. Boulos, K. Akeley, and P. Hanrahan, "GRAMPS: A programming model for graphics pipelines," ACM Transactions on Graphics, vol. 28, no. 1, 2009.