GRAMPS: A programming model for graphics pipelines

ACM Transactions on Graphics

Volumn 28, Issue 1, 2009, Pages

  Sugerman, Jeremy ^a,c   Fatahalian, Kayvon ^a,c   Boulos, Solomon ^a,c   Akeley, Kurt ^b   Hanrahan, Pat ^a,c  

^a STANFORD UNIVERSITY   (United States)

^b MICROSOFT RESEARCH   (United States)

^c Stanford University   (United States)

Author keywords

GPUs; Graphics pipelines; Many core architectures; Parallel programming; Stream computing

Indexed keywords

GPUS; GRAPHICS PIPELINES; MANY-CORE ARCHITECTURES; MULTI-CORE ARCHITECTURES; PROCESSING GRAPHS; PROCESSING STAGES; PROGRAMMING MODELS; REAL-TIME GRAPHICS; RENDERING ALGORITHMS; RENDERING ENGINES; STREAM COMPUTING;

PARALLEL ARCHITECTURES; PARALLEL PROGRAMMING; PIPELINES; PROGRAMMING THEORY;

PIPELINE PROCESSING SYSTEMS;

EID: 60349097423     PISSN: 07300301     EISSN: 15577368     Source Type: Journal    
DOI: 10.1145/1477926.1477930     Document Type: Article

References (28)

1. AMD. 2008a. AMD radeon HD 4800 product documentation, http://ati.amd.com/products/radeonhd4800.
2. AMD. 2008b. ATI stream computing web site, http://ati.amd.com/technology/ streamcomputing/.
3. BAVOIL, L., CALLAHAN, S. P., LEFOHN, A., COMBA, J. L. D., AND SILVA, C. T. 2007. Multi-Fragment effects on the GPU using the k-buffer. In Proceedings of the Symposium on Interactive 3D Graphics and Games. ACM, New York, 97-104.
4. BLYTHE, D. 2006. The Direct3D 10 system. ACM Trans. Graphics 25, 3, 724-734.
5. BOULOS, S., EDWARDS, D., LACEWELL, J., KNISS, J., KAUTZ, J., SHIRLEY, P., AND WALD, I. 2007. Packet-Based Whitted and distribution ray tracing. In Proceedings of the Graphics Interface Conference, 177-184.
6. BUCK, I., FOLEY, T., HORN, D., SUGERMAN, J., FATAHALIAN, K., HOUSTON, M., AND HANRAHAN, P. 2004. Brook for GPUs: Stream computing on graphics hardware. ACM Trans. Graphics 23, 3, 777-786.
7. CHEN, J., GORDON, M. I., THIES, W., ZWICKER, M., PULLI, K., AND DURAND, F. 2005. A reconfigurable architecture for load-balanced rendering. In Proceedings of the Workshop on Graphics Hardware. ACM, New York, 71-80.
8. DALLY, W. J., HANRAHAN, P., EREZ, M., KNIGHT, T. J., LABONTE, F. A., J.-H., JAYASENA, N., KAPASI, U. J., DAS, A., GIJMMARAJU, J., AND BUCK, I. 2003. Merrimac: Supercomputing with streams. In Proceedings of the ACM/IEEE Conference on Super Computing (SC'03).
9. DAS, A., DALLY, W. J., AND MATTSON, P. 2006. Compiling for stream processing. In Proceedings of the International Conference on Paralel Computing Technologies (PaCT'06), 33-42.
10. FOLEY, T. AND SUGERMAN, J. 2005. KD-tree acceleration structures for a GPU raytracer. In Proceedings of the Workshop on Graphics Hardware. ACM, New York, 15-22.
11. HALL, R. AND GREENBERG, D. 1983. A testbed for realistic image synthesis. IEEE Comput. Graph. Appl. 3, 8, 10-20.
12. HASSELGREN, J. AND AKENINE- MÖLLER, T. 2007. PCU: The programmable culling unit. ACM Trans. Graphics 26, 3, 92.
13. HORN, D., SUGERMAN, J., HOUSTON, M., AND HANRAHAN, P. 2007. Interactive k-D tree GPU ray tracing. In Proceedings of the Symposium on Interactive 3D Graphics and Games. ACM, New York.
14. INTEL. 2008. Intel thread building blocks product documentation, http://www.intel.com/cd/software/products/asmo-na/eng/294797.htm.
15. KAPASI, U., DALLY, W. J., RIXNER, S., OWENS, J. D., AND KHAILANY, B. 2002. The Imagine stream, processor. In Proceedings IEEE International Conference on Computer Design, 282-288.
16. KONGETIRA, P., AINGARAN, K., AND OLUKOTUN, K. 2005. Niagara: A 32-way multithreaded SPARC processor. IEEE Micro 25, 2, 21-29.
17. KUMAR, S., HUGHES, C., AND NGUYEN, A. 2007. Carbon: Architectural support for fine-grained parallelism on chip multiprocessors. In Proceedings of the 34th Annual International Conference on Computer Architecture, 162-173.
18. LINDHOLM, E., NLCKOLLS, J., OBERMANAN, S., AND MONTRYM, J. 2008. NVIDIA Tesla: A graphics and computing architecture. IEEE Micro 28, 2, 39-55.
19. MCCOOL, M., TOIT, S. D., POPA, T., CHAN, B., AND MOULE, K. 2004. Shader algebra. In Proceedings of the ACM SIGGRAPH'04 International Conference on Computer Graphics and Interactive Techniques. ACM, New York, 787-795.
20. MIPS TECHNOLOGIES INC. 2005. MIPS64 architecture, http://mips.com/products/architectures/mips64/.
21. NVIDIA. 2007. NVIDIA CUDA programming guide, http://developer.download. nvidia.com/compute/cuda/1-1/NVIDIA-CUDA-Programming-Guida-1.1.pdf.
22. OWENS, J.D., KHAILANY, B., TOWLES, B., AND DALLY, W.J. 2002. Comparing Reyes and OpenGL on a stream architecture. In Proceedings of the Workshop on Graphics Hardware, 47-56.
23. PHAM, D., ASANO, S., BOLLIGER, M., DAY, M., HOFSTEE, H., JOHNS, C., KAHLE, J., KAMEYAMA, A., KEATY, J., MASUBUCHI, Y., ET AL. 2005. The design and implementation of a first-generation CELL processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'05), 184-186.
24. PURCELL, T. J. 2004. Ray tracing on a stream processor. Ph.D. thesis, Stanford University.
25. SEGAL, M. AND AKELEY, K. 2006. The OpenGL 2.1 specification. http://www.opengl.org/registry/doc/glspec21.20061201.pdf.
26. SEILER, L., CARMEAN, D., SPRANOLE, E., FORSYTH, T., ABRASH, M., DUBEY, P., JUNKINS, S., LAKE, A., SUGERMAN, J., CAVIN, R., ESPASA, R., GROCHOWSKI, E., JUAN, T., AND HANRAHAN, P. 2008. Larrabee: A many-core x86 architecture for visual computing. ACM Trans. Graphics 27, 3.
27. TARDITT, D., PURI, S., AND OGLESBY, J. 2006. Accelerator: Using data parallelism to program. GPUs for general-purpose uses. SIGOPS Oper. Syst. Rev. 40, 5, 325-335.
28. THIES, W., KARCZMAREK, M., AND AMARASINGHE, S. 2002. Streamlt: A language for streaming applications. In International Conference on Compiler Construction.