A transregional model for near-threshold circuits with application to minimum-energy operation

Proceedings of the International Conference on Microelectronics, ICM

Volumn , Issue , 2010, Pages 64-67

  Harris, David Money ^a   Keller, Ben ^a   Karl, Julia ^a   Keller, Sean ^b  

^a HARVEY MUDD COLLEGE   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Delay; Low power; Minimum energy; Near threshold circuits; Subthreshold circuits

Indexed keywords

DELAY; LOW POWER; MINIMUM ENERGY; NEAR-THRESHOLD CIRCUITS; SUBTHRESHOLD CIRCUITS;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MICROELECTRONICS; THRESHOLD ELEMENTS;

DELAY CIRCUITS;

EID: 79951694339     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2010.5696207     Document Type: Conference Paper

References (15)

1. A. Wang, B. Calhoun, and A. Chandrakasan, Sub-Threshold Design for Ultra Low-Power Systems, New York: Springer, 2006.
2. L. Chang et al., "Practical Strategies for Power-Efficient Computing Technologies," Proc. IEEE, vol. 98, no. 2, pp. 215-236, Feb. 2010.
3. R. Dreslinski, M. Wiekowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
4. T. Sakurai and R. Newton, "Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584-594, April 1990. (Pubitemid 20701405)
5. B. Sheu, D. Sharfetter, P, Ko, and M. Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," IEEE J. Solid-State Circuits, vol. SC-22, no. 4, pp. 558-566, Aug. 1987. (Pubitemid 17631990)
6. B. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, Sept. 2005.
7. K. Nose and T. Sakurai, "Optimization of VDD and VTH for Low-Power and High-Speed Applications," Proc. Asia South Pacific Design Automation Conf., pp. 469-474, 2000.
8. A. Bhavnagarwala, B. Austin, K. Bowman, and J. Meindl, "A Minimum Total Power Methodology for Projecting Limits on CMOS GSI," IEEE Trans. VLSI, vol. 8, no. 3, pp. 235-251, June 2000.
9. C. Enz, F. Krummenacher, and E. Vittoz, "An Analyitical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-Voltage and Low-Current Applications," Analog Integrated Circuits and Signal Processing, vol. 8, no. 1, pp. 83-114, July 1995.
10. D. Marković, C. Wang, L. Alarcón, T. Liu, and J. Rabaey, "Ultralow-Power Design in Near-Threshold Region," Proc. IEEE, vol. 98, no. 2, pp. 237-252, Feb. 2010.
11. Z. Luo, et al., "High Performance and Low Power Transistors Integrated in 65nm Bulk CMOS Technology," IEEE Intl. Electron Devices Meeting, pp. 28.3.1-28.3.4, 2004.
12. N. Weste and D. Harris, CMOS VLSI Design, 4th Ed., Boston: Addison-Wesley, 2010.
13. M. Na, E. Nowak, W. Haensch, and J. Cai, "The Effective Drive Current in CMOS Inverters," Proc. Intl. Electron Dev. Meet, 2002, pp. 121-124.
14. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, "The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling," IEEE Trans. VLSI, vol. 13, no. 11, pp. 1239-1252, Nov. 2005. (Pubitemid 46395318)
15. B. Zhai, S. Hanson, D. Blaauw, and D. Sylvester, "Analysis and Mitigation of Variaiblity in Subthreshold Design," Intl. Symp. Low Power Electronics and Design, 2005, pp. 20-25. (Pubitemid 41731619)