Multi-level adaptive prefetching based on performance gradient tracking

Journal of Instruction-Level Parallelism

Volumn 13, Issue , 2011, Pages

  Ramos, Luis M ^a   Briz, José L ^a   Ibáñez, Pablo E ^a   Viñals, Victor ^a  

^a UNIVERSITY OF ZARAGOZA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 79751510498     PISSN: None     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. L. M. Ramos, J. L. Briz, P. E. Ibañez and V. Viñals, Low-cost adaptive hardware prefetching, LNCS 5168, pp. 327-336, Springer-Verlag Berlin Heidelberg, 2008.
2. L. M. Ramos, J.L. Briz, P.E. Ibáñez and V. Viñals, Multi-level Adaptive Prefetching based on Performance Gradient Tracking, 1st JILP Data Prefetching Championship, Internet: www.jilp.org/dpc, Raleigh, Feb 2009.
3. L. M. Ramos, J. L. Briz, P. E. Ibañez and V. Viñals, Data prefetching in a cache hierarchy with high bandwith and capacity, ACM Computer Architecture News 35 (4), Sept. 2007, pp. 37-44.
4. A.J. Smith, Sequential program prefetching in memory hierarchies, IEEE Transactions on Computers, 11(12), pp.7-21, Dec. 1978.
5. R. Kalla, B. Sinharoy and J. Tendler, IBM Power5 chip: a dual-core multithreaded processor, IEEE Micro, 24(2), pp. 40-47, 2004.
6. J. M. Tendler, J. S. Dodson, J. S. Fields, H. Le and B. Sinharoy, Power4 system microarchitecture, IBM Journal of Research and Development 46(1), pp. 5-26, 2002.
7. N. Jouppi, Improving direct-mapped cache performance by addition of a small fully associative cache and prefetch buffers, in Procs. of the 17th ISCA, Seattle, WA, 1990.
8. X. Zhuang and H. S. Lee, Reducing cache pollution via dynamic data prefetch filtering, IEEE Trans. on Computers 56 (1) Jan. 2007, pp. 18-31.
9. S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi and A. Moshovos, Spatial memory streaming, in Proc. of ISCA-33, pp. 252-263, 2006.
10. F. Dahlgren, M. Dubois and P. Stenstrom, Fixed and adaptive sequential prefetching in shared-memory multiprocessors, in Proc. of the International Conference on Parallel Processing, CRC Press, Boca Raton, Fla.,1993, pp. 156-163.
11. S. Srinath, O. Mutlu, H. Kim and Y. N. Patt, Feedback directed prefetching: improving the performance and bandwidth-efficiency of hardware prefetchers, in Proc. of HPCA-13, pp. 63-74.
12. K. J. Nesbit and J. E. Smith, Data cache prefetching using a global history buffer, IEEE Micro 25 (3), pp. 90-97, May/Jun. 2005.
13. K. J. Nesbit, A. S. Dhodapkar and J. E. Smith, AC/DC: An adaptive data cache prefetcher, in Proc. of the 13th Int. Conf. on Parallel Architecture and Compilation Techniques (PACT), Sept. 2004.
14. G. B. Kandiraju and A. Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, in Procs. of the 29th ISCA, May 2002.
15. B. Goeman, H. Vandierendonck and K. Bosschere, Differential FCM: increasing value prediction accuracy by improving table usage efficiency, in HPCA-7, pp. 207-218, Monterrey Mexico, 2001.
16. S. Choi and D. Yeung, Learning-based SMT processor resource distribution via hillclimbing, in Proc. International Symposium on Computer Architecture ISCA-33, pp: 239- 251, 2006.
17. Y. Sazeides and J. E. Smith, Implementations of context based value predictors, TR ECE97-8, Dept. of Electrical and Computer Engineering, Univ. Wiscosin-Madison, Dec. 1997.
18. A. Jaleel, R. S. Cohn, C. K. Luk and B. Jacob. CMP$im: A Pin-based on-the-fly multi-core cache simulator, in Proc. Fourth Annual Workshop on Modeling, Benchmarking and Simulation (MoBS), pages 28-36, Beijing, China, 2008.