A low-power 12-bit 250 KS/S cyclic ADC for long line array infrared sensors readout circuit

Journal of Circuits, Systems and Computers

Volumn 20, Issue 1, 2011, Pages 57-70

  Zhao, Hongliang ^a   Zhao, Yiqiang ^a   Li, Peng ^a   Jiang, Junwei ^a   Zhang, Zhisheng ^a  

^a TIANJIN UNIVERSITY   (China)

Author keywords

Cyclic ADC; improved RSD correction; infrared readout circuit; offset canceling

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; CLOCK FREQUENCY; CMOS PROCESSS; CORRECTION TECHNIQUES; CYCLIC ADC; DIFFERENTIAL NONLINEARITY; IMPROVED RSD CORRECTION; INFRA-RED SENSOR; INTEGRAL NONLINEARITY; LONG LINE; LOW POWER; OFFSET CANCELING; POWER CONSUMPTION; READ-OUT CIRCUIT; SAMPLE RATE; SIGNAL TO NOISE AND DISTORTION RATIO; SIGNED DIGITS; SWITCHED CAPACITOR;

CAPACITORS; CMOS INTEGRATED CIRCUITS; INFRARED DETECTORS; POWER AMPLIFIERS; READOUT SYSTEMS; SENSORS;

ANALOG TO DIGITAL CONVERSION;

EID: 78951473196     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126611007074     Document Type: Conference Paper

References (13)

1. F. Meng, Y. Zhao, J. Jiang, M. Qu and G. Wang, Analysis and design of a high performance infrared detector readout circuit, Proc. Int. Symp. Integrated Circuits, Singapore (2009), pp. 605-608.
2. H. Pan, M. Segami, M. Choi, L. Cao and A. A. Abidi, A 3.3-V 12-b 50μmS/s A/D converter in 0.6-μm CMOS with over 80-dB SFDR, IEEE J. Solid-State Circuits 35 (2000) 1769-1780.
3. E. Fogelman, J. Welz and I. Galton, An audio ADC Delta-Sigma modulator with 100-dB peak SINAD and 102-dB DR using a second-order mismatch-shaping DAC, IEEE J. Solid-State Circuits 36 (2001) 339-348.
4. S. Pietri, A. Olmos, M. Berens, A. V. Boas and M. Goes, A fully integrated touch screen controller based on 12b 825 kS/s SAR ADC, Proc. Micro-Nanoelectronics, Technology and Applications, Argentina, San Carlos de Bariloche (2009), pp. 66-70.
5. M. Furuta, Y. Nishikawa, T. Inoue and S. Kawahito, A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D converters, IEEE J. Solid-State Circuits 42 (2007) 766-774.
6. J.-F. Lin, S.-J. Chang, C.-F. Chiu and Hann-Huei, Low-power and wide-bandwidth cyclic ADC with capacitor and Opamp reuse techniques for CMOS image sensor application, IEEE Sensors J. 9 (2009) 2044-2054.
7. S. Kawahito et al., A CMOS image sensor integrating column-parallel cyclic ADCs with on-chip digital error correction circuits, IEEE Int. Solid-State Circuits Conf., San Francisco, CA (2008), pp. 56-595.
8. A. Kitagawa et al., A 10b 3MSample/s CMOS cyclic ADC, IEEE Int. Solid-State Circuits Conf., San Francisco, CA (1995), pp. 280-281.
9. C.-H. Kuo and T.-H. Kuo, A cyclic A/D conversion technique with improved SFDR, Proc. Int. Symp. Integrated Circuits, Singapore (2007), pp. 394-397.
10. B. Ginetti, P. G. A. Jespers and A. Vandemeulebroecke, A CMOS 13-b cyclic RSD A/D converter, IEEE J. Solid-State Circuits 27 (1992) 957-964.
11. H. T. Yung and K. S. Chao, An error compensation technique for cyclic A/D converters, IEEE Trans. Circuits Syst. 38 (1991) 187-195.
12. S. Manen S, L. Royer and P. Gay, A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider, IEEE Nuclear Science Symposium Conference Record, Germany, Dresden (2008), pp. 1501-1505.
13. J. A. McNeill, M. C. W. Coln, D. R. Brown and B. J. Larivee, Digital backgroundcalibration algorithm for \Split ADC" architecture, IEEE Trans. Circuits Syst. I: Regular Papers 56 (2009) 294-306.