A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D converters

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 4, 2007, Pages 766-774

  Furuta, Masanori ^a,b   Nishikawa, Yukinari ^b   Inoue, Toru ^a,c   Kawahito, Shoji ^a,b  

^a IEEE   (Japan)

^b SHIZUOKA UNIVERSITY   (Japan)

^c Photoron Limited   (Japan)

Author keywords

CMOS image sensor; Column parallel cyclic A D converter; Global electronic shutter; High sensitivity; High speed imaging; In pixel charge amplifier

Indexed keywords

CMOS IMAGE SENSORS; FIXED PATTERN NOISE (FPN); GLOBAL ELECTRONIC SHUTTERS; GLOBAL SHUTTER; HIGH-SENSITIVITY; HIGH-SPEED IMAGING; IN-PIXEL CHARGE AMPLIFIERS;

AMPLIFIERS (ELECTRONIC); CAPACITANCE; CMOS INTEGRATED CIRCUITS; GAIN CONTROL; IMAGE SENSORS; PIXELS; SPURIOUS SIGNAL NOISE;

ANALOG TO DIGITAL CONVERSION;

EID: 33947723468     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.891655     Document Type: Article

References (12)

1. "Ultima APX-RS," Photron Limited [Online]. Available: http://www.photron.com
2. D. X. D. Yang, B. Fowler, and A. E. Gamal, "A Nyquist-rate pixel-level ADC for CMOS image sensors," IEEE J. Solid-State Circuits, vol. 34, no. 3, pp. 348-356, Mar. 1999.
3. S. Kleinfelder, S. Lim, X. Liu, and A. E. Gamal, "A 10,000 frames/s CMOS digital pixel sensor," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 2049-2059, Dec. 2001.
4. A. I. Krymski and N. Tu, "A 9-V/lux-s 5000-frames/s 512×512 CMOS sensor," IEEE Trans. Electron Devices, vol. 50, no. 1, pp. 136-143, Jan. 2003.
5. A. Krymski, D. Van Blerkom, A. Andersson, N. Bock, B. Mansoorian, and E. R. Fossum, "A high speed, 500 frames/s, 1024×1024 CMOS active pixel sensor," in Proc. VLSI Circuits Symp., Jun. 1999, pp. 137-138.
6. B. Bansoorian, H. Y. Yee, S. Huang, and E. R. Fossum, "A 250 mW, 60 frames/s 1280×720 pixel 9 b CMOS digital image sensor," in IEEE ISSCC 1999 Dig. Tech. Papers, Feb. 1999, pp. 312-313.
7. A. Krymski and K. Tajima, "CMOS image sensor with integrated 4 Gb/s camera link transmitter," in IEEE ISSCC 2006 Dig. Tech. Papers, Feb. 2006, pp. 504-505.
8. K. Nagaraj, "Efficient circuit configurations for algorithmic analog to digital converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 12, pp. 777-785, Dec. 1993.
9. S. Decker, R. Daniel, K. Brehmer, and C. G. Sodini, "A 256×256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2081-2091, Dec. 1998.
10. M. Mase, S. Kawahito, M. Sasaki, Y. Wakamori, and M. Furuta, "A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2787-2795, Dec. 2005.
11. J. H. Park, M. Mase, S. Kawahito, M. Sasaki, Y. Wakamori, and Y. Ohta, "A 142 dB dynamic range CMOS image sensor with multiple exposure time signals," in Proc. 2005 ASSCC, Nov. 2005, pp. 85-88, A2L-3.
12. S. H. Lewis and P. R. Gray, "A pipelined 5-MSample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 22, no. 6, pp. 954-961, Dec. 1993.