-
1
-
-
33846640830
-
Balancing computational and transmission power consumption in wireless image sensor networks
-
L. Ferrigno, S. Marano, V. Paciello and A. Pietrosanto, "Balancing computational and transmission power consumption in wireless image sensor networks", IEEE Int'l Conf. on Virtual Environments, Human-Computer Interfaces, and Measurement Systems, Italy, July 2005.
-
IEEE Int'l Conf. on Virtual Environments, Human-Computer Interfaces, and Measurement Systems, Italy, July 2005
-
-
Ferrigno, L.1
Marano, S.2
Paciello, V.3
Pietrosanto, A.4
-
5
-
-
33947164222
-
Dataflow-Based Mapping of Computer Vision Algorithms onto FPGAs
-
M. Sen, I. Corretjer, T. Lv, S.S. Bhattacharyya, F. Haim, and W. Wolf, S. Saha,Jason, Schlessman. "Dataflow-Based Mapping of Computer Vision Algorithms onto FPGAs". Hindawi Publishing Corporation EURASIP Journal on Embedded Systems Vol. 2007.
-
Hindawi Publishing Corporation EURASIP Journal on Embedded Systems
, vol.2007
-
-
Sen, M.1
Corretjer, I.2
Lv, T.3
Bhattacharyya, S.S.4
Haim, F.5
Wolf, W.6
Saha, S.7
Schlessman, J.8
-
7
-
-
78649273063
-
Exploration of Local and Central Processing for a Wireless Camera Based Sensor Node
-
K. Khursheed, M. Imran, M. O' Nills and N. Lawal, "Exploration of Local and Central Processing for a Wireless Camera Based Sensor Node,". IEEE Int'l. Conf. Signal Elec. Syst., Gliwice, Poland, Sept. 7-10, 2010.
-
IEEE Int'l. Conf. Signal Elec. Syst., Gliwice, Poland, Sept. 7-10, 2010
-
-
Khursheed, K.1
Imran, M.2
O'Nills, M.3
Lawal, N.4
-
8
-
-
0034229951
-
Picoradio supports ad-hoc ultra low-power wireless networking
-
J. M. Rabaey, M. J. Hammer, J.L. Da Silva. " Picoradio supports ad-hoc ultra low-power wireless networking". IEEE Computer society Vol 33 (7), 42 (2000).
-
(2000)
IEEE Computer Society
, vol.33
, Issue.7
, pp. 42
-
-
Rabaey, J.M.1
Hammer, M.J.2
Da Silva, J.L.3
-
10
-
-
78751492135
-
Implementing Computer Vision Algorithms in Hardware: An FPGA/VHDL-Based Vision System for a Mobile Rob
-
A. Birk, S. Coradeschi, and S. Tadokoro (Eds.), RoboCup 2001
-
A. C. Bianchi and A. H. Reali-Costa. "Implementing Computer Vision Algorithms in Hardware: An FPGA/VHDL-Based Vision System for a Mobile Rob". A. Birk, S. Coradeschi, and S. Tadokoro (Eds.), RoboCup 2001, LNAI 2377, pp. 281-286, 2002.
-
(2002)
LNAI
, vol.2377
, pp. 281-286
-
-
Bianchi, A.C.1
Reali-Costa, A.H.2
-
11
-
-
78049375577
-
VAMP-A Vision Based Sensor Network for Health Care Hygiene
-
P. Curran, J .Buckley, B. O'Flynn, X .Li, J .Zhou, G. Lacey and S. C. O'Mathuna. "VAMP-A Vision Based Sensor Network for Health Care Hygiene". 14th nordic-baltic conference on biomedical engineering and medical physics, IFMBE Proc. 2008, Vol. 20.
-
14th Nordic-baltic Conference on Biomedical Engineering and Medical Physics, IFMBE Proc. 2008
, vol.20
-
-
Curran, P.1
Buckley, J.2
O'Flynn, B.3
Li, X.4
Zhou, J.5
Lacey, G.6
O'Mathuna, S.C.7
-
12
-
-
50249090387
-
Power-aware automatic constraint generation for FPGA based real-time video processing systems
-
N. Lawal, B. Thörnberg and M. O'Nils, "Power-aware automatic constraint generation for FPGA based real-time video processing systems", Proc. of the IEEE Norchip Conference, 2007, pp. 124-128, 2007.
-
(2007)
Proc. of the IEEE Norchip Conference, 2007
, pp. 124-128
-
-
Lawal, N.1
Thörnberg, B.2
O'Nils, M.3
-
13
-
-
33846809178
-
Automatic Generation of Spatial and Temporal Memory Architectures for Embedded Video Processing Systems
-
H. Norell, N. Lawal and M. O'Nils, "Automatic Generation of Spatial and Temporal Memory Architectures for Embedded Video Processing Systems", Eurasip Journal on Embedded Systems, 2007.
-
(2007)
Eurasip Journal on Embedded Systems
-
-
Norell, H.1
Lawal, N.2
O'Nils, M.3
-
14
-
-
33947595234
-
Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems
-
B. Thörnberg, M. Palkovic, Q. Hu, L. Olsson, P. G. Kjeldsberg, M. O'Nils and F. Catthor, "Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26: 4, pp. 781-800, 2007.
-
(2007)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.26
, Issue.4
, pp. 781-800
-
-
Thörnberg, B.1
Palkovic, M.2
Hu, Q.3
Olsson, L.4
Kjeldsberg, P.G.5
O'Nils, M.6
Catthor, F.7
-
15
-
-
0036384096
-
Dynamic Power Consumption in Virtex-II FPGA Family
-
ACM Press
-
L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic Power Consumption in Virtex-II FPGA Family", Proc. of the 2002 ACM/SIGDA 10th International Symposium on Field-Programmable Gate Arrays, pages 157-164. ACM Press, 2002.
-
(2002)
Proc. of the 2002 ACM/SIGDA 10th International Symposium on Field-Programmable Gate Arrays
, pp. 157-164
-
-
Shang, L.1
Kaviani, A.S.2
Bathala, K.3
|