Automatic generation of spatial and temporal memory architectures for embedded video processing systems

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Norell, Håkan ^a   Lawal, Najeem ^a   O'Nils, Mattias ^a  

^a MID SWEDEN UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33846809178     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/75368     Document Type: Article

References (28)

1. M. Bramberger bramberger@iti.tugraz.at A. Doblander doblander@iti.tugraz. at A. Maier maier@iti.tugraz.at B. Rinner b.rinner@computer.org H. Schwabach helmut.schwabach@arcs.ac.at Distributed embedded smart cameras for surveillance applications. Computer 39 2 2006 68 75
2. A. do Carmo Lucas S. Heithecker P. Ruffer A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications. Proceedings of Design, Automation and Test in Europe (DATE '06) Munich, Germany 2006 1 1 6
3. http://www.mathworks.com/products/simulink/
4. System-C Language Reference Manual. http://www.systemc.org
5. P. Green M. Edwards S. Essa A. Mignotte E. Villar L. Horobin UML for system-level design: extending the object model for systems-on-chips. System on Chip Design Languages Kluwer Academic Boston, Mass, USA 2002
6. W. F. J. Verhaegh P. E. R. Lippens E. H. L. Aarts J. H. M. Korst J. L. van Meerbergen A. van der Werf Modelling periodicity by PHIDEO streams. Proceedings of 6th International Workshop on High Level Synthesis Dana Point, Calif, USA 1992 256 266
7. D. D. Gajski F. Vahid S. Narayan J. Gong Specification and Design of Embedded Systems. Prentice-Hall Englewood Cliffs, NJ, USA 1994
8. B. Thörnberg H. Norell M. O'Nils Conceptual interface and memory-modeling for real time image processing systems, IMEM, a tool for modeling, simulation, and design parameter extraction. Proceedings of IEEE Workshop on Multimedia Signal Processing (MMSP '02) St.Thomas, Virgin Islands, USA 2002
9. F. Catthoor S. Wuytack E. De Greef F. Balasa L. Nachtergaele A. Vandecappelle Custom Memory Management Methodology. Kluwer Academic Boston, Mass, USA 1998
10. B. Thörnberg H. Norell M. O'Nils IMEM: an object-oriented memory- and interface modelling approach for real-time video processing systems. Proceedings of the Forum on Specification and Design Languages Marseille, France 2002
11. P. R. Panda SystemC - a modeling platform supporting multiple design abstractions. Proceedings of the 14th International Symposium on System Synthesis (ISSS '01) Montreal, Quebec, Canada 2001 75 80
12. http://www.xilinx.com
13. http://www.celoxica.com
14. M. Edwards B. Fozard Rapid prototyping of mixed hardware and software systems. Proceedings of Euromicro Symposium on Digital System Design Dortmund, Germany 2002 118 125
15. P. Mc Curry F. Morgan L. Kilmartin Xilinx FPGA implementation of an image classifier for object detection applications. Proceedings of IEEE International Conference on Image Processing (ICIP '01) Thessaloniki, Greece 3 2001 346 349
16. R. Lauwereins M. Engels M. Ade J. A. Peperstraete Grape-II: a system-level prototyping environment for DSP applications. Computer 28 2 1995 35 43
17. D. D. Gajski L. Ramachandran Introduction to high-level synthesis. IEEE Design and Test of Computers 11 4 1994 44 54
18. K. Benkrid S. Belkacemi Design and implementation of a 2D convolution core for video applications on FPGAs. Proceedings of the 3rd International Workshop on Digital and Computational Video (DCV '02) Clearwater Beach, Fla, USA 2002 85 92
19. H. Schmit D. E. Thomas Synthesis of application-specific memory designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5 1 1997 101 111
20. P. K. Jha N. D. Dutt High-level library mapping for memories. ACM Transactions on Design Automation of Electronic Systems 5 3 2000 566 603
21. N. Lawal B. Thörnberg M. O'Nils H. Norell Global block RAM allocation algorithm for FPGA implementation of real-time video processing systems. Journal on Circuits, Systems and Computers 15 2006 5
22. B. Thörnberg benny.thornberg@miun.se L. Olsson leif.olsson@miun.se M. O'Nils mattias.onils@miun.se Optimization of memory allocation for real-time video processing on FPGA. Proceedings of the International Workshop on Rapid System Prototyping Montreal, Quebec, Canada 2005 141 147
23. M. Weinhardt W. Luk Memory access optimisation for reconfigurable systems. IEE Proceedings: Computers and Digital Techniques 148 3 2001 105 112
24. P. Diniz J. Park Automatic synthesis of data storage and control structures for FPGA-based computing engines. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '00) Napa Valley, Calif, USA 2000 91 100
25. J. H. Ahn gajh@cva.stanford.edu W. J. Dally billd@cva.stanford.edu B. Khailany khailany@cva.stanford.edu U. J. Kapasi ujk@cva.stanford.edu A. Das abhishek@cva.stanford.edu Evaluating the imagine stream architecture. Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA '04) Munich, Germany 2004 14 25
26. M. O'Nils B. Thörnberg H. Norell A comparison between local and global memory allocation for FPGA implementation of real-time video processing systems. Proocedings of the IEEE International Conference on Signals and Electronic System (ICSES '04) Poznan, Poland 2004
27. N. Lawal Najeem.Lawal@miun.se B. Thörnberg Benny.Thornberg@miun.se M. O'Nils Mattias.Onils@miun.se Address generation for FPGA RAMs for efficient implementation of real-time video processing systems. Proceedings of International Conference on Field Programmable Logic and Applications (FPL '05) Tampere, Finland 2005 136 141
28. N. Lawal M. O'Nils Embedded FPGA memory requirements for real-time video processing applications. Proceedings of the 23rd IEEE Norchip Conference Oulu, Finland 2005 206 209