Dataflow-based mapping of computer vision algorithms onto FPGAs

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Sen, Mainak ^a   Corretjer, Ivan ^a   Haim, Fiorella ^a   Saha, Sankalita ^a   Schlessman, Jason ^b   Lv, Tiehan ^b   Bhattacharyya, Shuvra S ^a   Wolf, Wayne ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33947164222     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/49236     Document Type: Article

References (24)

1. S. Sriram S. S. Bhattacharyya Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker New York, NY, USA 2000
2. M. Sen mainak@eng.umd.edu S. S. Bhattacharyya ssb@eng.umd.edu T. Lv lv@ee.princeton.edu W. Wolf Modeling image processing systems with homogeneous parameterized dataflow graphs. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '05) 5 2005 Philadelphia, Pa, USA 133 136
3. S. S. Bhattacharyya R. Leupers P. Marwedel Software synthesis and code generation for signal processing systems. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47 9 2000 849 875
4. E. Lee D. Messerschmitt Synchronous data flow. Proceedings of the IEEE 1987 75 9 55 64
5. G. Bilsen M. Engels R. Lauwereins J. Peperstraete Cyclo-static dataflow. IEEE Transactions on Signal Processing 44 2 1996 397 408
6. J. T. Buck A dynamic dataflow model suitable for efficient mixed hardware and software implementations of DSP applications. Proceedings of the 3rd International Workshop on Hardware/Software Codesign (CODES '94) Grenoble, France 1994 165 172
7. B. Bhattacharya S. S. Bhattacharyya Parameterized dataflow modeling for DSP systems. IEEE Transactions on Signal Processing 49 10 2001 2408 2421
8. M. Gokhale J. Stone J. Arnold M. Kalinowski Stream-oriented FPGA computing in the Streams-C high level language. Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines Napa Valley, Calif, USA 2000 49 56
9. C. A. R. Hoare Communicating Sequential Processes. Prentice-Hall New York, NY, USA 1985
10. S. Chappell C. Sullivan Handel-C for co-processing & co-design of Field Programmable System on Chip. White Paper Celoxica Oxford, UK 2002
11. P. Banerjee D. Bagchi M. Haldar A. Nayak V. Kim R. Uribe Automatic conversion of floating-point MATLAB programs into fixed-point FPGA based hardware design. Proceedings of the 41st Annual Design Automation Conference (DAC '04) San Diego, Calif, USA 2004 484 487
12. B. Kienhuis E. Rijpkema E. Deprettere Compaan: deriving process networks from Matlab for embedded signal processing architectures. Proceedings of the 18th International Workshop on Hardware/Software Codesign (CODES '00) 2000 San Diego, Calif, USA 13 17
13. G. Kahn The semantics of simple language for parallel programming. Proceedings of IFIP Congress Stockholm, Sweden 1974 471 475
14. E. A. Lee Multidimensional streams rooted in dataflow. Proceedings of the IFIP Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism 23 Orlando, Fla, USA 1993 295 306
15. W. Wolf B. Ozer T. Lv Smart cameras as embedded systems. Computer 35 9 2002 48 53
16. J. Eker ohane@eecs.berkeley.edu J. W. Janneck janneck@eecs.berkeley.edu E. A. Lee eal@eecs.berkeley.edu Taming heterogeneity - the ptolemy approach. Proceedings of the IEEE 91 1 2003 127 144
17. F. Haim M. Sen D.-I. Ko S. S. Bhattacharyya W. Wolf Mapping multimedia applications onto configurable hardware with parameterized cyclo-static dataflow graphs. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '06) 3 Toulouse, France 2006 1052 1055
18. J. Horstmannshoff T. Grötker H. Meyr Mapping multirate dataflow to complex RT level hardware models. Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors (ASAP '97) 1997 Zurich, Switzerland 283 292
19. M. Sen mainak@eng.umd.edu S. S. Bhattacharyya ssb@eng.umd.edu Systematic exploitation of data parallelism in hardware synthesis of DSP applications. Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP '04) 5 Montreal, Quebec, Canada 2004 229 232
20. M. C. Williamson E. A. Lee Synthesis of parallel hardware implementations from synchronous dataflow graph specifications. Proceedings of the 30th Asilomar Conference on Signals, Systems and Computers Grove, Calif, USA 2 1996 1340 1343
21. Data-sheet for ZBT memory, http://www.samsung.com/Products/
22. OpenCores Organization WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores. revision B.3, September 2002, http://www.opencores.org
23. A. K. Jain Fundamentals of Digital Image Processing. Prentice-Hall New York, NY, USA 1989
24. IEEE Working Group http://www.eda.org/vhdl-200x/vhdl-200x-ft/packages/ files.html