Network interface to synchronize multiple packets on NoC-based Systems-on-Chip

Proceedings of the 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010

Volumn , Issue , 2010, Pages 31-36

  Matos, Débora ^a   Costa, Miklécio ^a   Carro, Luigi ^a   Susin, Altamiro ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH VARIATION; CMOS TECHNOLOGY; DATA DEPENDENCIES; DATA SYNCHRONIZATION; H.264 VIDEO DECODER; HETEROGENEOUS CORES; NETWORK INTERFACE; NETWORKS ON CHIPS; SYNCHRONIZATION MECHANISMS; SYNCHRONIZATION PROBLEM; SYSTEM-ON-CHIP; SYSTEMS ON CHIPS; TRAFFIC BEHAVIOR;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; SYNCHRONIZATION; TRANSMISSION CONTROL PROTOCOL;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 78650938227     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2010.5642627     Document Type: Conference Paper

References (18)

1. E. Lee and D. Messerschmitt, "Synchronous Data Flow", Describing Signal Processing Algorithm for Parallel Computation - COMPCON, pp. 310-315,1987.
2. A. Sheiganyrad and A. Greiner, "Hybrid-Timing FIFOs to use on Networks-on-Chip in GALS Architectures", International Conference on Embedded Systems and Applications - ESA, pp. 27-33,2007.
3. E. Beigne and P. Vi vet, "Design of On-chip and Off-chip Interfaces for a GALS NoC Architecture", ASYNC, pp. 172-183, 2006.
4. Y. Thonnart et al., "Design and Implementation of a GALS Adapter for ANoC Based Architectures", ASYNC, pp. 13-22,2009.
5. S. Kundu and S. Chattopadhyay, "Interfacing Cores and Routers in Network-on-Chip Using GALS", ISIC, pp. 154-157,2007.
6. W. Ning, G. Fen and W. Fei, "Design of a GALS Wrapper for Network on Chip", World Congress on Computer Science and Information Engineering - CSIE, pp. 592-595, 2009.
7. D. Kim et aI., "NIUGAP: Low Latency Network Interface Architecture with Gray Code for Networks-on-Chip", ISCAS, pp. 3901-3905,2006.
8. D. M. Chapiro, "Globally-Assynchronous Locally-Synchronous systems, Phd thesis, Stanford University, 1984.
9. A. Chakraborty and M. Greenstreet, "A Minimal Source-Synchronous Interface", International ASIC/SOC Conference, pp. 443-44, 2002.
10. I. Panades and A. Greiner, "Bi-Synchronous FIFO for Synchronous Circuit Communication Well Suited for Network-on-Chip in GALS Architectures" - NOCS, pp. 83-94, 2007.
11. T. Ono and M. Greenstreet, "A Modular Synchronizing FIFO for NoCs", International Symposium on Networks-on-Chip - NOCS, pp. 224-233,2009.
12. D. Ludovici, A. Strano, D. Bertozzi, "Architecture Design Principles for the Integration of Synchronization Interfaces into Network-on-Chip Switches" - International Workshop on Network-on-Chip Architectures - NoCARC, pp. 31-36, 2009.
13. J. Xu et al., "A Design Methodology for Application-Specific Networkson-Chip", TECS, pp. 263-280, 2006.
14. A. Agarwal et al., "System-Level Modeling of a Noc-Based H.264 Decoder", Annual IEEE Systems Conference, pp. 1-7,2008.
15. J. Chang et al., "Star-Mesh NoC Based Multi-Channel H.264 Decoder Design", International SoC Design Conference, pp. 170-173,2008 .
16. L, Agostini et al., "FPGA Design of a H.264/ A VC Main Profile Decoder for HDTV", International Conference on Field Programmable Logic and Applications - FPL, 2006, pp. 501-506.
17. C. Zeferino, and A. Susin, "SoCIN: "A Parametric and Scalable Network-on-Chip", 17th Symposium on Integrated Circuits and System - SBCCI, pp. 169-174, 2003.
18. P. Bhojwani and R. Mahapatra, "Interfacing Cores with On-Chip Packet-Switched Networks". International Conference on VLSI Design, VLSI, pp. 382-387, 2003.