A modular synchronizing FIFO for NoCs

Proceedings - 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, NoCS 2009

Volumn , Issue , 2009, Pages 224-233

  Ono, Tarik ^a   Greenstreet, Mark ^b  

^a SUN MICROSYSTEMS   (United States)

^b UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS NETWORKS; CLOCK CYCLES; CONFIGURABLE; DESIGN TIME; FAILURE RATE; FUNCTIONAL BLOCK; HANDSHAKE PROTOCOL; INDEPENDENT PARAMETERS; INPUT AND OUTPUTS; INTERFACE PROTOCOL; METASTABILITIES; POST LAYOUT SIMULATION; STANDARD CELL; SYNCHRONOUS COMMUNICATIONS; SYSTEMS ON CHIPS;

BIOLOGICAL MATERIALS; CELL MEMBRANES; ELECTRIC BATTERIES; MICROPROCESSOR CHIPS;

ELECTRIC NETWORK TOPOLOGY;

EID: 70349793443     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NOCS.2009.5071471     Document Type: Conference Paper

References (18)

1. W. Bainbridge and S. Furber. CHAIN: a delay insensitive chip area interconnect. IEEE Micro, 22(5): 16-23, Sep/Oct 2002.
2. D. Chapiro. Globally Asynchronous Locally Synchronous Circuits. PhD thesis, Stanford, 1984. Report No. STAN-CS-84-1026.
3. T. Chelcea and S. M. Nowick. Robust interfaces for mixed-timing systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(8):857-873, Aug. 2004.
4. C. Cummings and P. Alfke. Simulation and synthesis techniques for asynchronous FIFO design with asynchronous pointer comparison. In SNUG-2002, San Jose, CA, 2002.
5. M. E. Dean, T. E. Williams, and D. L. Dill. Efficient self-timing with level-encoded 2-phase dual-rail (LEDR). In Proceedings of the 1991 University of California/Santa Cruz conference on Advanced research in VLSI, pages 55-70, Cambridge, MA, USA, 1991. MIT Press.
6. R. Dobkin and R. Ginosar. High rate data synchronization in GALS SoCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(10):1063-1074, Oct. 2006.
7. R. Dobkin, R. Ginosar, and C. P. Sotiriou. Data synchronization issues in GALS socs. In Asynchronous Circuits and Systems, 2004. Proceedings of the 10th International Symposium on, pages 170-179, Apr. 2004.
8. D. J. Kinniment. Synchronization and Arbitration in Digital Systems, chapter 7. Jon Wiley and Sons, 2007.
9. P. B. McGee, M. Y. Agyekum, M. A. Mohamed, and S. M. Nowick. A level-encoded transition signaling protocol for high-throughput asynchronous global communication. 2008. ASYNC'08. 14th IEEE International Symposium on Asynchronous Circuits and Systems, pages 116-127, Apr. 2008.
10. A. Mitra, W. F. McLaughlin, and S. M. Nowick. Efficient asynchronous protocol converters for two-phase delay-insensitive global communication. 2007. ASYNC 2007. 13th IEEE International Symposium on Asynchronous Circuits and Systems, pages 186-195, Mar. 2007.
11. C. E. Molnar, I. W. Jones, W. S. Coates, and J. K. Lexau. A FIFO ring performance experiment. In Advanced Research in Asynchronous Circuits and Systems, 1997. Proceedings of the Third International Symposium on, pages 279-289, Eindhoven, Apr. 1997.
12. I. Panades and A. Greiner. Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures. In Networks-on-Chip NOCS 2007. First International Symposium on, pages 83-94, Princeton, NJ, May 2007.
13. B. Quintan, M. Greenstreet, and S. Wilton. Practical asynchronous interconnect network design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(5):579-588, May 2008.
14. J. N. Seizovic. Pipeline synchronization. In Advanced Research in Asynchronous Circuits and Systems, 1994., Proceedings of the International Symposium on, pages 87-96, Salt Lake City, UT, Nov. 1994.
15. A. E. Sjogren and C. J. Myers. Interfacing synchronous and asynchronous modules within a high-speed pipeline. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 8(5):573-583, Oct. 2000.
16. I. E. Sutherland. Micropipelines. Commun. ACM, 32(6):720-738, June 1989. Turing Award lecture.
17. P. Wielage, E. J. Marinissen, M. Altheimer, and C. Wouters. Design and DfT of a high-speed area-efficient embedded asynchronous FIFO. In Design, Automation & Test in Europe Conference & Exhibition, 2007. DATE'07, pages 1-6, Nice, Apr. 2007.
18. S. Yang and M. Greenstreet. Computing synchronizer failure probabilities. In DATE'07: Proceedings of the conference on Design, automation and test in Europe, pages 1361-1366, San Jose, CA, USA, 2007. EDA Consortium.