메뉴 건너뛰기




Volumn , Issue , 2010, Pages 31-36

TALM: A hybrid execution model with distributed speculation support

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAINED; DATAFLOW; DATAFLOW MODEL; EXECUTION MODEL; EXECUTION SYSTEMS; KEY FEATURE; MANY-CORE; SERVER APPLICATIONS; SPECULATIVE EXECUTION;

EID: 78650834337     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBAC-PADW.2010.8     Document Type: Conference Paper
Times cited : (12)

References (8)
  • 1
    • 78650840764 scopus 로고    scopus 로고
    • Trebuchet: Explorando tlp com virtualizaç ão dataflow
    • São Paulo, Oct. SBC
    • T. A. O. Alves, L. A. J. Marzulo, F. M. G. França, and V. S. Costa. Trebuchet: Explorando tlp com virtualizaç ão dataflow. InWSCAD-SSC'09, pages 60-67, São Paulo, Oct. 2009. SBC.
    • (2009) WSCAD-SSC'09 , pp. 60-67
    • Alves, T.A.O.1    Marzulo, L.A.J.2    França, F.M.G.3    Costa, V.S.4
  • 2
    • 33845880372 scopus 로고    scopus 로고
    • Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs
    • Washington, DC, USA, IEEE Computer Society
    • S. Balakrishnan and G. S. Sohi. Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs. In ISCA'06, pages 302-313, Washington, DC, USA, 2006. IEEE Computer Society.
    • (2006) ISCA'06 , pp. 302-313
    • Balakrishnan, S.1    Sohi, G.S.2
  • 3
    • 15044358803 scopus 로고    scopus 로고
    • Transactional coherence and consistency: Simplifying parallel hardware and software
    • L. Hammond, B. D. Carlstrom, V. Wong, M. Chen, C. Kozyrakis, and K. Olukotun. Transactional coherence and consistency: Simplifying parallel hardware and software. IEEE Micro, 24:92-103, 2004.
    • (2004) IEEE Micro , vol.24 , pp. 92-103
    • Hammond, L.1    Carlstrom, B.D.2    Wong, V.3    Chen, M.4    Kozyrakis, C.5    Olukotun, K.6
  • 4
    • 0035416089 scopus 로고    scopus 로고
    • Scheduled dataflow: Execution paradigm, architecture, and performance evaluation
    • K. Kavi, R. Giorgi, and J. Arul. Scheduled dataflow: Execution paradigm, architecture, and performance evaluation. IEEE Transactions on Computers, 50(8):834-846, 2001.
    • (2001) IEEE Transactions on Computers , vol.50 , Issue.8 , pp. 834-846
    • Kavi, K.1    Giorgi, R.2    Arul, J.3
  • 6
    • 58049161991 scopus 로고    scopus 로고
    • Transactional wavecache: Towards speculative and out-of-order dataflow execution of memory operations
    • 0
    • L. A. Marzulo, F. M. Franca, and V. S. Costa. Transactional wavecache: Towards speculative and out-of-order dataflow execution of memory operations. SBAC-PAD, 0:183-190, 2008.
    • (2008) SBAC-PAD , pp. 183-190
    • Marzulo, L.A.1    Franca, F.M.2    Costa, V.S.3
  • 8
    • 34748925815 scopus 로고    scopus 로고
    • Implicit parallelism with ordered transactions
    • C. von Praun, L. Ceze, and C. Cascaval. Implicit parallelism with ordered transactions. In PPOPP, pages 79-89, 2007.
    • (2007) PPOPP , pp. 79-89
    • Praun, C.V.1    Ceze, L.2    Cascaval, C.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.