메뉴 건너뛰기




Volumn , Issue , 2010, Pages 196-201

Hw acceleration for FPGA-based drive controllers

Author keywords

[No Author keywords available]

Indexed keywords

CO-PROCESSORS; CONFIGURABLE; CONTROL ENGINEERS; CONTROLLER DESIGNS; CONTROLLER SYSTEMS; DESIGN SOLUTIONS; DIGITAL CONTROLLERS; ELECTROMECHANICAL SYSTEMS; EMBEDDED SYSTEM DESIGN; FPGA CIRCUITS; FPGA-BASED CONTROLLER; HARDWARE TOOLS; MOTOR CONTROL; MULTIPROCESSOR SYSTEM ON CHIPS; NEW DESIGN; PI CONTROLLER; TOOL FLOW;

EID: 78650370276     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISIE.2010.5637591     Document Type: Conference Paper
Times cited : (4)

References (19)
  • 2
    • 52249087977 scopus 로고    scopus 로고
    • Hardware/software design considerations for automotive embedded systems
    • F. Salewski and S. Kowalewski, "Hardware/Software Design Considerations for Automotive Embedded Systems," IEEE Transactions on Industrial Informatics, vol. 4, pp. 156-163, 2008.
    • (2008) IEEE Transactions on Industrial Informatics , vol.4 , pp. 156-163
    • Salewski, F.1    Kowalewski, S.2
  • 3
    • 33947385783 scopus 로고    scopus 로고
    • Hardware implementation of a real-time neural network controller with a DSP and an FPGA for nonlinear systems
    • J. Seul and K. Sung su, "Hardware Implementation of a Real-Time Neural Network Controller With a DSP and an FPGA for Nonlinear Systems," IEEE Transactions on Industrial Electronics, vol. 54, pp. 265-271, 2007.
    • (2007) IEEE Transactions on Industrial Electronics , vol.54 , pp. 265-271
    • Seul, J.1    Sung Su, K.2
  • 4
    • 34547133729 scopus 로고    scopus 로고
    • FPGA design methodology for industrial control systems - A review
    • E. Monmasson and M. N. Cirstea, "FPGA Design Methodology for Industrial Control Systems-A Review," IEEE Transactions on Industrial Electronics, vol. 54, pp. 1824-1842, 2007.
    • (2007) IEEE Transactions on Industrial Electronics , vol.54 , pp. 1824-1842
    • Monmasson, E.1    Cirstea, M.N.2
  • 6
    • 50949094468 scopus 로고    scopus 로고
    • Experiences with a FPGA-based reed/solomon-encoding coprocessor
    • V. Hampel, P. Sobe, and E. Maehle, "Experiences with a FPGA-based Reed/Solomon-encoding coprocessor," Microprocessors and Microsystems, vol. 32, pp. 313-320, 2008.
    • (2008) Microprocessors and Microsystems , vol.32 , pp. 313-320
    • Hampel, V.1    Sobe, P.2    Maehle, E.3
  • 7
    • 33748138852 scopus 로고    scopus 로고
    • HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor
    • A. Hodjat, L. Batina, D. Hwang, and I. Verbauwhede, "HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor," Integration, the VLSI Journal, vol. 40, pp. 45-51, 2007.
    • (2007) Integration, the VLSI Journal , vol.40 , pp. 45-51
    • Hodjat, A.1    Batina, L.2    Hwang, D.3    Verbauwhede, I.4
  • 13
    • 78650292726 scopus 로고    scopus 로고
    • Performance evaluation of rotor flux-oriented control on FPGA for advanced AC drives
    • S. Simard, R. Beguenane, and J.-G. Mailloux, "Performance Evaluation of Rotor Flux-Oriented Control on FPGA for Advanced AC Drives" Journal of Robotics and Mechatronics, vol. 21, pp. 113-120, 2009.
    • (2009) Journal of Robotics and Mechatronics , vol.21 , pp. 113-120
    • Simard, S.1    Beguenane, R.2    Mailloux, J.-G.3
  • 16
    • 57849121656 scopus 로고    scopus 로고
    • Designing multiprocessor systems in platform studio
    • V. Asokan, "Designing Multiprocessor Systems in Platform Studio," XPS White Paper (WP262), 2007.
    • (2007) XPS White Paper (WP262)
    • Asokan, V.1
  • 17
    • 34548080189 scopus 로고    scopus 로고
    • Efficient automated synthesis, programming, and implementation of multi-processor platforms on FPGA chips
    • Madrid, Spain
    • N. Hristo, S. Todor, and D. Ed, "Efficient Automated Synthesis, Programming, and Implementation of Multi-processor Platforms on FPGA Chips," in 16th Int. Conference on Field Programmable Logic and Applications (FPL'06), Madrid, Spain, 2006, pp. 323-328.
    • (2006) 16th Int. Conference on Field Programmable Logic and Applications (FPL'06) , pp. 323-328
    • Hristo, N.1    Todor, S.2    Ed, D.3
  • 19
    • 78650363725 scopus 로고    scopus 로고
    • C-language techniques for FPGA acceleration of embedded software
    • San Francisco
    • D. Pellerin and K. Shenoy, "C-Language techniques for FPGA acceleration of embedded software," in Embedded Systems Conference (ESC-368) San Francisco, 2006
    • (2006) Embedded Systems Conference (ESC-368)
    • Pellerin, D.1    Shenoy, K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.