Experiences with a FPGA-based Reed/Solomon-encoding coprocessor

Microprocessors and Microsystems

Volumn 32, Issue 5-6, 2008, Pages 313-320

  Hampel, Volker ^a   Sobe, Peter ^a   Maehle, Erik ^a  

^a UNIVERSITY OF LÜBECK   (Germany)

Author keywords

Coprocessor; Failure tolerance; HW SW Codesign; Reed Solomon coding; Storage system

Indexed keywords

COMPUTER SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL MANAGEMENT; SECURITY OF DATA; STORAGE (MATERIALS);

(P ,P ,T) MEASUREMENTS; CO PROCESSORS; CO-PROCESSORS; COMPUTATIONAL BANDWIDTH; COMPUTING SYSTEMS; DISTRIBUTED STORAGE; DOCUMENT DESIGN; ELSEVIER (CO); FAILURE TOLERANT; GENERAL PURPOSE CPUS; HARDWARE SOFTWARE INTERACTIONS; SOFTWARE-BASED; STORAGE SYSTEMS; USER DATA;

ENCODING (SYMBOLS);

EID: 50949094468     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2008.03.003     Document Type: Article

References (20)

1. Reed I., and Solomon G. Polynomial codes over certain finite fields. Journal of the Society for Industrial and Applied Mathematics 8 (1960) 300-304
2. Roman S. Coding and Information Theory (1992), Springer, Heidelberg, New York
3. Plank J.S. A tutorial on reed-solomon coding for fault-tolerance in RAID-like systems. Software - Practice and Experience (1997) 995-1012
4. A. Wiebalck, P.T. Breuer, V. Lindenstruth, T.M. Steinbeck, Fault-Tolerant Distributed Mass Storage for LHC Computing, CCGrid Conference, 2003.
5. T. Ramdas, G. Egan, A Survey of FPGA-based High Performance Computation in Molecular Biology and other Domains, Technical Report Monas University, Melbourne, Australia, MECSE-23-2005, 2005.
6. P. Sobe, Data consistent up- and downstreaming in a distributed storage system, in: Proceedings of the International Workshop on Storage Network Architecture and Parallel I/Os, IEEE Computer Society, 2003, p. 19-26.
7. P. Sobe, K. Peter, Comparison of redundancy schemes for distributed storage systems, in: Fifth IEEE International Symposium on Network Computing and Applications, IEEE Computer Society, 2006, p. 196-203.
8. Paar C. A new architecture for a parallel finite field multiplier with low complexity based on composite fields. IEEE Transactions on Computers 45 7 (2003) 856-861
9. M. Gilroy, J. Irvine, RAID 6 hardware acceleration, in: Proceedings of the 16th International Conference on Field Programmable Logic and Applications, 2006, p. 67-72.
10. Cray Inc., Cray XD1 FPGA Development, v1.4, 2006.
11. P. Sobe, V. Hampel, FPGA-Accelerated deletion-tolerant coding for reliable distributed storage, in: Proceedings of the International Conference on Architecture of Computing Systems, LNCS, Springer, Berlin, Heidelberg, 2007, p.14-27.
12. Keith D. Underwood, K. Scott Hemmert, Craif Ulmer, Architectures and APIs: assessing requirements for delivering FPGA performance to applications, in: Proceedings of the ACM/IEEE SC'06, 2006, p. 49-60.
13. Ling Zhuo, Viktor K. Prasanna, High performance linear algebra operations on reconfigurable systems, in: Proceedings of the ACM/IEEE SC'05, 2005, p. 2-13.
14. P.H. Carns, W.B. Ligon, R.B. Ross, R. Thakur, PVFS: a parallel file system for Linux, in: Proceedings of the Fourth Annual Linux Showcase and Conference, 2000.
15. PVFS2 Development Team: Parallel Virtual File System, v2, 2003, .
16. P.J. Braam et al., The Lustre Storage Architecture, Cluster File Systems Inc., 2004, .
17. Marcus Bednara, Michael Daldrup, Joachim von zur Gathen, Jamshid Shokrollahi, Jürgen Teich, Reconfigurable implementation of elliptic curve crypto algorithms, in: Proceedings of the International Symposium on Parallel and Distributed Processing, IEEE Computer Society, 2002.
18. m) Galois field processor for forward error correction and cryptography, in: International Symposium on System Synthesis 2003, ACM Press, 2003, pp. 53-58.
19. S. Mamidi, D. Iancu, A. Iancu, M.J. Schulte, J. Glossner, Instruction set extensions for reed-solomon encoding and decoding, in: Proceedings of the 16th International Conference on Application-Specific Systems, Architecture and Processors (ASAP'05), IEEE, 2005.
20. J. Schneider, V. Kotzsch, M. Koegst, Algorithm-optimization and HW-prototyping of error correction schemes, Workshop Dresdner Arbeitstagung Schaltungs- und Systementwurf (DASS), 2003, .