Efficient automated synthesis, programing, and implementation of multi-processor platforms on FPGA Chips

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 323-328

  Nikolov, Hristo ^a   Stefanov, Todor ^a   Deprettere, Ed ^a  

^a LEIDEN UNIVERSITY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; INTEGRATED CIRCUITS; PROGRAMMABLE LOGIC CONTROLLERS; QUALITY ASSURANCE; RELIABILITY; TECHNOLOGY; TOOLS;

AUTOMATED SYNTHESIS; CHIP TECHNOLOGIES; FIELD PROGRAMMABLE LOGIC (FPL); FPGA CHIPS; IN ORDER; INTERNATIONAL CONFERENCES; JPEG ENCODERS; MULTI PROCESSOR PLATFORMS; MULTI PROCESSOR SYSTEMS; MULTI-PROCESSOR ARCHITECTURES; SINGLE CHIPS; SYSTEM DESIGNERS; SYSTEM ON CHIP (SOC) PLATFORMS; TOOL SUPPORTS;

MULTIPROCESSING SYSTEMS;

EID: 34548080189     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311232     Document Type: Conference Paper

References (7)

1. "Xilinx, Inc. XPS and EDK, version 8.1i edition." www.xilinx.com/ise/embedded_design_prod/platform_studio.htm.
2. "Altera, Inc. Quartus II Handbook Volume 4: SOPC Builder, Dec 2005." www.altera.com/literature/quartus2/lit-qts-sopc.jsp.
3. K. Keutzer et al., "An Automated Exploration Framework for FPGA-based Soft Multiprocessor Systems," in Proc. IEEE-ACM (CODES+ISSS), USA, 2005.
4. "Multiprocessor Solutions with FPGAs," White paper, FPGA Journal, www.fpgajournal.com/whitepapers.2005/altera_20050224.htm.
5. E. Deprettere at al., "Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing," in Proc. CODES'2000, USA, 2000.
6. _, "Translating Affine Nested-loop Programs to Process Networks," in Proc. CASES, USA, 2004.
7. S. Verdoolaege, H. Nikolov, and T. Stefanov, "Improved derivation of process networks," in 4th Workshop, ODES, Mar. 2006.