Synthesis of reconfigurable high-performance multicore systems

Proceedings of the 7th ACM SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA'09

Volumn , Issue , 2009, Pages 201-208

  Cong, Jason ^a   Gururaj, Karthik ^a   Han, Guoling ^a  

^a University of California   (United States)

Author keywords

Coprocessor synthesis; Design space exploration; Reconfigurable high performance computing

Indexed keywords

ACCELERATOR DESIGN; CO-PROCESSOR; CO-PROCESSORS; COPROCESSOR SYNTHESIS; DESIGN SPACE EXPLORATION; DESIGN SPACES; HIGH LEVEL SYNTHESIS; HIGH PERFORMANCE COMPUTING SYSTEMS; JOB SCHEDULING; LOCAL OPTIMIZATIONS; MULTI CORE; MULTI-CORE SYSTEMS; NOVEL ALGORITHM; OPERATION COST; OPTIMAL SOLUTIONS; PERFORMANCE IMPROVEMENTS; POWER CONSUMPTION; QUALITY OF RESULTS; RE-CONFIGURABLE; RECONFIGURABLE HIGH-PERFORMANCE COMPUTING;

APPROXIMATION ALGORITHMS; BENCHMARKING; COMPUTER SCIENCE; DESIGN; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GLOBAL OPTIMIZATION; HYBRID SYSTEMS; LOGIC GATES; OPTIMIZATION; PLANNING; RESOURCE ALLOCATION; SPACE RESEARCH;

HEURISTIC ALGORITHMS;

EID: 67650692183     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1508128.1508159     Document Type: Conference Paper

References (35)

1. S.G. Abraham, B.R. Rau and R. Schreiber, "Fast Design Space Exploration Through Validity and Quality Filtering of Subsystem Designs", HP Labs Technical Reports, HPL- 2000-2098.
2. T.J. Callahan, J.R. Hauser and J. Wawrzynek, "The Garp Architecture and C Compiler," Computer, vol.33, No. 4, pp.62-69, 2000. (Pubitemid 30585677)
3. S. Chaudhuri, S. A. Blythe, and R. A. Walker, "A Solution Methodology for Exact Design Space Exploration in a Three-Dimensional Design Space," IEEE Transaction on Very Large Scale Integration Systems, vol.5, issue 1, pp. 69- 81, 1997. (Pubitemid 127768547) (Pubitemid 127768547)
4. K. Compton, S. Hauk, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol.34, pp. 171-210, 2002.
5. J. Cong, K. Gururaj, G. Han, A. Kaplan, M. Naik, and G. Reinman, "MC-Sim: An Efficient Simulation Tool for MPSoC Designs," in Proc. International Conference on Computer-aided Design, pp. 364-371, 2008.
6. J. Cong and Y. Zou, "Lithographic Aerial Image Simulation with FPGA-Based Hardware Acceleration," in Proc. of 16th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2008.
7. P. Dubey, "Recognition, Mining and Synthesis Moves Computers to the Era of Tera," Technology@Intel Magazine, Feb. 2005.
8. M.R. Garey and D.S. Johnson, "Strong NP-Completeness Results: Motivation, Examples and Implications," Journal of Assoc. Comput., Mach. 25, pp. 499-508, 1978.
9. S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor, "PipeRench: A Reconfigurable Architecture and Compiler," IEEE Computer, vol.33, No. 4, pp. 70-77, 2002. (Pubitemid 30585676)
10. M.B. Gokhale, J.M. Stone, "NAPA C: Compiling for a Hybrid RISC/FPGA Architecture," in Proc. of the IEEE Symposium for Custom Computing Machines, pp. 126-135, 1998.
11. R.L. Graham, "Bounds for Certain Multiprocessing Anomalies," Bell System Tech. J. 45, pp. 1563-1581, 1966.
12. S. Hauk, A. Dehon, Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation, Morgan Kaufmann, 2007.
13. K. Jansen, M. Mastrolilli, "Approximation Schemes for Parallel Machine Scheduling Problem with Controllable Processing Times," Computers and Operations Research, Vol.31, pp. 1565-1581, 2004. (Pubitemid 38473899) (Pubitemid 38473899)
14. V. Kathail, S. Aditya, R. Schreiber, B. Rau, D. Cronquist, and M. Sivaraman, "PICO: Automatically Designing Custom Computers," In IEEE Computer, pp. 39-47, Sept. 2002. (Pubitemid 35019808)
15. M. Gokhale and Paul S. Graham, Reconfigurable Computing: Accelerating Computation with Field- Programmable Gate Arrays, Springer, 2005.
16. M. Lam, "Software pipelining: an effective scheduling technique for VLIW machines," in Proc. 1998 Conference on Programming Language design and Implementation, pp. 318-328, 1988.
17. M. Palesi and T. Givargis, "Multi-Objective Design Space Exploration Using Genetic Algorithms," In Proc. of the Tenth International Symposium on Hardware/Software Codesign, pp. 67-72, 2002. (Pubitemid 35023412) (Pubitemid 35023412)
18. A.R. Putnam, D. Bennett, et al., "CHiMPS: a High- Level Compilation Flow for Hybrid CPU-FPGA Architectures," in Proc. of 16th ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2008.
19. D.B. Shmoys and E. Tardos, "An approximation algorithm for the generalized assignment problem," Mathematical Programming, vol.63, pp. 461-474, 1993.
20. B. So, P.C. Diniz, M.W. Hall, "Using Estimates from Behavioral Synthesis Tools in Compiler Directed Design Space Exploration," in Proc. of the 2003 Design Automation Conference, pp. 514-519, 2003.
21. B. So, M. Hall, and P.C. Diniz, "A Compiler Approach to Fast Hardware Design Space Exploration in FPGAbased Systems," in Proc. of the 2002 Conf. on Programming Languages Design and Implementation, pp. 165-176, June 2002. (Pubitemid 34991516) (Pubitemid 34991516)
22. R. Vickson, "Two Single Machine Sequencing Problems Involving Controllable Job Processing Times," AIIE Transactions, vol.12, pp. 258-262, 1980. (Pubitemid 11447761) (Pubitemid 11447761)
23. G. Wang, W. Gong, B. DeRenzi, R. Kastner, "Design Space Exploration Using Time and Resource Duality with the Ant Colony Optimization," in Proc. of the 43rd annual conference on Design Automation, pp. 451-454, 2006. (Pubitemid 47129493) (Pubitemid 47129493)
24. AutoPilot, http://www.autoesl.com
25. Altera Corp., http://www.altera.com.
26. Cray Inc., http://www.cray.com
27. Catapult, http:://www.mentor.com
28. Impulse C, http://www.impulsec.com
29. Finance Numerical Recipes, http://finance.bi.no/~bernt/gcc-prog/recipes/ recipes/
30. LPsolve, http://www.cs.sunysb.edu/~algorith/implement/lpsolve/implement. shtml
31. Xilinx Inc., http://www.xilinx.com.
32. SESC simulator, http://sesc.sourceforge.net
33. SGI, http://www.sgi.com
34. SRC Inc., http://www.srccomp.com
35. XtremeData, Inc., http://www.xtremedata.com