MPSoC design of RT control applications based on FPGA SoftCore processors

Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008

Volumn , Issue , 2008, Pages 404-409

  Ben Othman, Slim ^a   Ben Salem, Ahmed Karim ^a   Ben Saoud, Slim ^a  

^a UNIVERSITY OF CARTHAGE   (Tunisia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DESIGN; MOTORS;

CONTROL APPLICATIONS; FAULT CONDITIONS; FPGA DESIGNS; INTERPROCESSOR COMMUNICATIONS; LOW POWERS; MOTOR CONTROLS; NEW APPROACHES; OPERATIONAL LIMITS; TEST CONTROLLERS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 57849117584     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2008.4674876     Document Type: Conference Paper

References (20)

1. M. N. Cirstea, and A. Dinu, "A VHDL Holistic Modeling Approach and FPGA Implementation of a Digital Sensorless Induction Motor Control Scheme," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1853-1864, Aug. 2007.
2. Y. Fong Chan, M. Moallein, and W. Wang, "Design and implementation of modular FPGA-Based PID controllers," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 1898-1906, Aug. 2007.
3. S-Su Kim and S. Jung, "Hardware Implementation of a Neural Network Controller with an MCU and an FPGA for Nonlinear Systems," in proc. IJCAS, vol. 4, no. 5, pp. 567-574, Oct. 2006.
4. D. Pellerin, J. Smith and S. Thibault, Mixed FPGA Processor Platforms Accelerate Software Algorithms, RTC magazine of record for the embedded computing industry, Jan. 2004.
5. S. Ben Othman, A. K. Ben Salem, and S. Ben Saoud, "FPGA HardCore single processor implementation of RT control applications," in Proc. IEEE DTIS, Tozeur, Tunisia, Mar. 2008.
6. S. B. Saoud, "Emulateur temps réel d'associations Convertisseurs statiques / Machines électriques / Capteurs : Etude, conception et réalisation," PHD thesis, ENSEEIHT, INPT, France, 1996.
7. H. Nikolov, T. Stefanov and E. Deprettere, "Multi-processor System Design with ESPAM," in Proc. ACM CODES+ISSS'06, Seoul, Korea, Oct. 2006, pp. 211-216.
8. A. Jerraya and W. Wolf, Multiprocessor Systems-on-Chips. San Francisco, CA: Morgan Kaufmann, 2004.
9. G. Chen, and M. Kandemir, "Code Restructuring for Improving Cache Performance of MPSoCs," IEEE, pp. 271-274, 2005.
10. A. A. Jerraya, A. Bouchhima, F. Petrot, "Programming models and HW-SW Interfaces, Abstraction for Multi-Processor SoC," ACM, DAC 2006, pp 280-285, California, USA, 2006.
11. F. Schirrmeister, "Multi-core Processors: Fundamentals, Trends, and Challenges," ESC, ESC351, San Francisco, 2007.
12. A. Kumar, S. Fernando, Y. Ha, B. Mesman, H. Corporaal, "Multiprocessor System-Level Synthesis for Multiple Applications on Platform FPGA", in proc. FPL, 2007.
13. M. Hübner, K. Paulsson, J. Becker, "Parallel and flexible multiprocessor system-on-chip for adaptive automotive applications based on Xilinx MicroBlaze soft-cores," in Proc. IEEE IPDPS, 2005.
14. P. G. Del Valle, D. Atienza, I. Magan, and others, "A complete Multi-processor System-on-Chip FPGA-Based emulation framework," in Proc. IFIP Conf, 2006, pp. 140-145.
15. Xilinx, ML310 User Guide, Virtexll pro Embedded Development Platform. UG068, 2005.
16. V. Asokan, "Designing Multiprocessor Systems in Platform Studio," XPS White Pajier, WP262, 2007.
17. William Wong, "Basics of Embedded Processor Design," Supplement to Electronic Design magazine, February 16, 2006
18. Grant Martin, "Overview of the MPSoC Design Challenge," ACM, DAC06, pp 274-279, California, USA, 2006.
19. Vasanth Asokan, "Dual Processor Reference Design Suite," Xilinx application note, APP996, 2007.
20. B. H. Fletcher, "FPGA Embedded Processors," ESC, San Francisco, ETP-367, 2005.