Flexible baseband analog circuits for software-defined radio front-ends

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 7, 2007, Pages 1501-1512

  Giannini, Vito ^a,b   Craninckx, Jan ^a,b   D'Amico, Stefano ^c   Baschirotto, Andrea ^a,c  

^a IEEE   (Belgium)

^b IMEC   (Belgium)

^c UNIVERSITY OF SALENTO   (Italy)

Author keywords

Active Gm RC; CMOS analog integrated circuits; Continuous time filters; Direct conversion; Programmable filters; Programmable op amps; Rauch; Single amplifier biquadratic cells; Software defined radio; Variable gain amplifier

Indexed keywords

ACTIVE-GM-RC; CMOS ANALOG INTEGRATED CIRCUITS; CONTINUOUS TIME FILTERS; DIRECT CONVERSION; PROGRAMMABLE FILTERS; PROGRAMMABLE OP-AMPS; RAUCH; SINGLE AMPLIFIER BIQUADRATIC CELLS; SOFTWARE-DEFINED RADIO; VARIABLE GAIN AMPLIFIER (VGA);

CMOS INTEGRATED CIRCUITS; COMPUTER SOFTWARE; LOW PASS FILTERS; MICROPROCESSOR CHIPS; POWER AMPLIFIERS; RADIO RECEIVERS;

ANALOG CIRCUITS;

EID: 34347253497     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.899103     Document Type: Conference Paper

References (30)

1. A.A. Abidi, "Evolution of a software-defined radio receiver's RF front-end," in IEEE Radio Frequency Integrated Circuits (RFIC) Symp. Dig. Papers, 2006, pp. 17-20.
2. R. Bagheri et al., "An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876, Dec. 2006.
3. K. Muhammad et al., "The first fully integrated quad-band GSM/GPRS receiver in a 90-nm digital CMOS process," IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1772-1783, Aug. 2006.
4. S. Karvonen, T. Riley, and J. Kostamovaara, "A quadrature charge-domain sampler with embedded FIR and IIR filtering functions," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 507-515, Feb. 2006.
5. A. Liscidini, M. Brandolini, D. Sanzogni, and R. Castello, "A 0.13-μ m CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 981-989, Apr. 2006.
6. J. Craninckx et al., "A fully reconfigurable software-defined radio transceiver in 0.13-μm CMOS," presented at the IEEE Int. Solid-State Circuits Conf. (ISSCC), San Francisco, CA, Feb. 2007.
7. J. V. Driessche, J. Craninckx, and B. Come, "Analysis and key specifications of a novel frequency synthesizer architecture for multi-standard transceivers," in Proc. IEEE Radio and Wireless Symp. (RWS), Jan. 2006, pp. 481-484.
8. A. Bourdoux, J. Craninckx, A. Dejonghe, and L. Van der Perre, "Receiver architectures for software-defined radios in mobile terminals: the path to cognitive radios," in Proc, IEEE Radio and Wireless Symp. (RWS), Jan. 2007, pp. 535-538.
9. A. A. Abidi, "Direct-conversion radio transceivers for digital communications," IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1399-1410, Dec. 1995.
10. B. Razavi, "Design considerations for direct-conversion receivers," IEEE Trans. Circuits Syst. II, Analog Dig. Signal Process., vol. 44, no. 6, pp. 428-435, Jun. 1997.
11. A. M. Durham, J. B. Hughes, and W. Redman-White, "Circuit architectures for high linearity monolithic continuous-time filtering," IEEE Trans. Circuits Syst. II, Analog Dig. Signal Process., vol. 39, no. 9, pp. 651-657, Sep. 1992.
12. S. Pavan, Y. P. Tsividis, and K. Nagaraj, "A CMOS soft-switched transconductor and its application in gain control and filters," IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 989-998, Jul. 1997.
13. S. Pavan, Y. P. Tsividis, and K. Nagaraj, "Widely programmable high-frequency continuous-time filters in digital CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 503-511, Apr. 2000.
14. F. Behbahani, W. Tan, A. Karimi-Sanjaani, A. Roithmeier, and A. Abidi, "A broadband tunable CMOS channel-select filter for a low-IF wireless receiver," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 476-489, Apr. 2000.
15. G. Bollati, S. Marchese, M. Demicheli, and R. Castello, "An eighth-order CMOS low-pass filter with 30-120 MHz tuning range and programmable boost," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1056-1066, Jul. 2001.
16. S. Hori et al., "A widely tunable CMOS Gm-C filter with a negative source degeneration resistor transconductor," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2003, pp. 449-452.
17. S. Hori et al., "Low-power widely tunable Gm-C filter with an adaptive DC-blocking, triode-biased MOSFET transconductor," in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2004, pp. 99-102.
18. D. Chamla, A. Kaiser, A. Cathelin, and D. Belot, "A Gm-C low-pass filter for zero-IF mobile applications with a very wide tuning range," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1443-1450, Jul. 2005.
19. T. Hollman, S. Lindfors, M. Lansirinne, J. Jussila, and K. Halonen, "A 2.7 V CMOS dual-mode baseband filter for PDC and WCDMA," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1148-1153, Jul. 2001.
20. H. A. Alzaher, H. O. Elwan, and M. Ismail, "A CMOS highly linear channel-select filter for 3G multistandard integrated wireless receivers," IEEE J. Solid-State Circuits, vol. 37, no. 1, pp. 27-37, Jan. 2002.
21. S. D'Amico, V. Giannini, and A. Baschirotto, "A 4th-order active-Gm-RC reconfigurable (UMTS/WLAN) filter," IEEE J. Solid-State Circuits, vol. 41, no. 7, pp. 1630-1637, Jul. 2006.
22. M. Nichols and L. Rauch, Radio Telemetry. New York: Wiley, 1956.
23. V. Giannini et al., "A synthesis tool for power-efficient base-band filter design," in IEEE Design Automation and Test European (DATE) Conf., Munich, Germany, 2006, pp. 1-2.
24. Y. Tsividis, N. Krishnapura, Y. Palaskas, and L. Toth, "Internally varying analog circuits minimize power dissipation," IEEE Circuits Devices Mag., vol. 19, no. 1, p. 6372, Jan. 2003.
25. F. Corsi et al., "Tuning of high-speed telecommunication filters, via I/O cross-correlation evaluation," IEEE Trans. Circuits Syst. I, vol. 54, no. 2, pp. 329-337, Feb. 2007.
26. N. Krishnapura and Y. P. Tsividis, "Noise and power reduction in filters through the use of adjustable biasing," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1912-1920, Dec. 2001.
27. Y. Palaskas, Y. P. Tsividis, V. Prodanov, and V. Boccuzzi, "A "divide and conquer" technique for implementing wide dynamic range continuous-time filters," IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 297-307, Feb. 2004.
28. M. Ozgun, Y. P. Tsividis, and G. Burra, "Dynamic power optimization of active filters with application to zero-IF receivers," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1344-1352, Jun. 2006.
29. J. Mahattanakul and J. Chutichatuporn, "Design procedure for two-stage CMOS opamp with flexible noise-power balancing scheme," IEEE Trans. Circuits Syst. I, vol. 52, no. 8, pp. 1508-1514, Aug. 2005.
30. J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS," presented at the IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2007.