Instrumentation set-up for instruction level power modeling

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2451, Issue , 2002, Pages 71-80

  Nikolaidis, S ^a   Kavvadias, N ^a   Neofotistos, P ^a   Kosmatopoulos, K ^a   Laopoulos, T ^a   Bisdounis, L ^b  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

^b Intracom Holdings SA   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY DISSIPATION; INTEGRATED CIRCUIT MANUFACTURE;

ACCURATE MEASUREMENT; CURRENT-SENSING CIRCUITS; DESIGN SPECIFICATION; EMBEDDED APPLICATION; ENERGY CONSTRAINT; INSTANTANEOUS CURRENT; INSTRUCTION-LEVEL; POWER CONSUMPTION MODEL;

INTEGRATED CIRCUIT DESIGN;

EID: 84943253467     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45716-x_8     Document Type: Conference Paper

References (14)

1. Vivek Tiwari, Sharad Malik and Andrew Wolfe, “Power Analysis of Embedded software: A First Step Towards Software Power Minimization”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 4, pp. 437–445, December 1994
2. Chaitali Chakrabarti, Dinesh Gaitonde, “Instruction Level Power Model of Microcontrollers”, Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 176–179, 1999.
3. Tony D. Givargis, Frank Vahid, Jorg Henkel, “Instruction-based System-level Power Evaluation of System-on-a-chip Peripheral Cores,” in Proc. of IEEE/ACM International Symposium on System Synthesis (ISSS’00), pp. 163–169, September 2000.
4. J. T. Russell and M. F. Jacome, “Software Power Estimation and Optimization for High Performance, 32-bit Embedded Processors, In Proceedings of the International Conference on Computer Design (ICCD’98), October 1998.
5. S. Steinke, M. Knauer, L. Wehmeyer, P. Marwedel, “An Accurate and Fine Grain Instruction-Level Energy Model supporting Software Optimizations,” in Proc. of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Yverdon-les-bains, Switzerland (PATMOS’01), September 2001.
6. Naehyuck Chang, Kwanho Kim, and Hyun Gyu Lee, “Cycle-Accurate Energy Consumption Measurement and Analysis: Case Study of ARM7TDMI,” IEEE Transactions on VLSI Systems, vol 10, No 2, pp. 146–154, Apr. 2002.
7. Sheayun Lee, Andreas Ermedahl, Sang Lyul Min, and Naehyuck Chang, “An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors,” to appear in In Proceedings of ACM SIGPLAN 1999 Workshop on Languages, Compilers and Tools for Embedded Systems, 2001.
8. Vivek Tiwari, Sharad Malik, Andrew Wolfe, Mike Tien-Chien Lee, “Instruction Level Power Analysis and Optimization of Software”, Journal of VLSI Signal Processing, Vol. 13, No. 2–3, pp. 223–238, August 1996.
9. Mike Tien-Chien Lee, Vivek Tiwari, Sharad Malik, and Masahiro Fujita, “Power Analysis and Minimization Techniques for Embedded DSP Software”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 123-135, March 1997.
10. V. Tiwari, T. C. Lee, “Power Analysis of a 32-bit Embedded Microcontroller,” VLSI Design Journal, Vol. 7, No. 3, 1998.
11. SOFLOPO, Low Power Development for Embedded Applications, Esprit project, Deliverable 2.2: Physical measurements, by Thanos Stouraitis, University of Patras, December 1998.
12. Xavier Amela, Joan Figueras, Salvador Manich, Josep Rius, Rosa Rodriguez, Antonio Rubio, “ARM Instruction Set Energy Models and Power Simulation Tools (ARM7TDMI),” UPC Internal Report for the IST 10425 VIP (Versatile Integrated Payphone) Project, March 2001.
13. Tajana Simunic, Luca Benini and Giovanni De Micheli, “Cycle-Accurate Simulation of Energy Consumption in Embedded Systems,” In Proceedings of the Design Automation Conference (DAC’99), 1999.
14. A. Hatzopoulos, S. Siskos and Th. Laopoulos, "Current conveyor based test structures for mixed-signal circuits", IEE Proceedings – Circuits, Devices and Systems, V.144, N.4, 1997