Compiler-based optimizations impact on embedded software power consumption

2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA '09

Volumn , Issue , 2009, Pages

  Ibrahim, Mostafa E A ^a,b   Rupp, Markus ^a   Habib, S E D ^b  

^a VIENNA UNIVERSITY OF TECHNOLOGY   (Austria)

^b CAIRO UNIVERSITY   (Egypt)

Author keywords

[No Author keywords available]

Indexed keywords

CODE COMPOSER STUDIO; DATA CACHES; EXECUTION TIME; GLOBAL PERFORMANCE; MEMORY REFERENCES; PERFORMANCE OPTIMIZATIONS; POWER CONSUMPTION; POWER INCREASE; QUANTITATIVE STUDY;

CACHE MEMORY; ELECTRIC POWER UTILIZATION; EMBEDDED SOFTWARE;

PROGRAM COMPILERS;

EID: 72249113822     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NEWCAS.2009.5290480     Document Type: Conference Paper

References (11)

1. Mike Tien-Chien Lee, Masahiro Fujita, Vivek Tiwari, and Sharad Malik. Power analysis and minimization techniques for embedded dsp software. IEEE Trans. Very Large Scale Integr. Syst., 5(1): 123-135, 1997.
2. Mahmut Kandemir, N. Vijaykrishnan, and Mary Jane Irwin. Compiler optimizations for low power systems. Chapter 10, Robert Graybill and Rami Melhem: Power aware computing, pages 191-210, 2002.
3. M. Valluri and L. John. Is compiling for performance = = compiling for power? In Proceedings of the 5th Annual Workshop on Interaction between Compilers and Computer Architectures, Monterrey, Mexico, Januarry 2001.
4. David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. SIGARCH Comput. Archit. News, 28(2): 83-94, 2000.
5. L. N. Chakrapani. The emerging power crisis in embedded processors: What can a poor compiler do. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Emdedded Systems(CASES), November 2001.
6. John S. Seng and Dean M. Tullsen. The effect of compiler optimizations on pentium 4 power consumption. In Proceedings of the Seventh Workshop on Interaction between Compilers and Computer Architectures INTERACT'03, pages 51-56, Washington, DC, USA, February 2003. IEEE Computer Society.
7. N. Zafar Azeemi and M. Rupp. Energy-aware source-to-source transformations for a VLIW DSP processor. In proceedings of the 17th ICM'05, pages 133-138, Islamabad, Pakistan, December 2005.
8. C.J. Bleakley J.R. Gonzalez Miguel Casas-Sanchez, Jose Rizo-Morente. Effect of compiler optimizations on dsp processor power and energy consumption. In Conference on Design of Circuits and Integrated Systems (DCIS), Seville, Spain, November 2007.
9. Texas Instruments. TMS320C6416T.DSP Two-Level Internal Memory Reference Guide, February 2006. SPRU610C
10. Mostafa E. A. Ibrahim, Markus Rupp, and S. E.-D. Habib. Power consumption model at functional level for VLIW digital signal processors. In Proceedings of the conference on Design and Architectures for Signal and Image Processing DASIP'08, pages 147-152, Bruxelles, Belgium, November 2008.
11. M. E. A. Ibrahim, M. Rupp, and H. A. H. Fahmy. Power Estimation Methodology for VLIW Digital Signal Processor. In proceedings of the Conference on signals, systems and computers Asilomar08, pages 1840-1844, Asilomar, CA, US, October 2008. IEEE.