An instruction-level energy model for embedded VLIW architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 21, Issue 9, 2002, Pages 998-1010

  Sami, Mariagiovanna ^a,b   Sciuto, Donatella ^a,b   Silvano, Cristina ^a,c   Zaccaria, Vittorio ^a,b  

^a IEEE   (Italy)

^b POLITECNICO DI MILANO   (Italy)

^c UNIVERSITY OF MILAN   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

INSTRUCTION-LEVEL ENERGY MODEL; VERY LONG INSTRUCTION WORD;

COMPUTATIONAL COMPLEXITY; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; ERRORS; MATHEMATICAL MODELS; PIPELINE PROCESSING SYSTEMS; POWER CONTROL;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036733204     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2002.801105     Document Type: Article

References (33)

1. Minimizing power consumption in digital CMOS circuits
2. High-level power estimation
3. High-level power modeling, estimation and optimization
4. Architectural power analysis: The dual bit type method
5. Instruction-level power estimation for embedded VLIW cores
6. Power exploration for embedded VLIW architectures
7. A survey of power estimation technique in VLSI circuits
8. Accurate estimation of power dissipation in CMOS sequential circuits
9. Microprocessor power estimation using profile-driven program synthesis
10. Wattch: A framework for architectural-level power analysis and optimizations
11. The design and use of simplePower: A cycle-accurate energy estimation tool
12. Evaluation of architecture-level power estimation for CMOS RISC processors
13. Power-conscious software design: A framework for modeling software on hardware
14. Power-microarchitecture: Design and modeling challenges for next-generation microprocessors
15. Power analysis of embedded software: A first step toward software power minimization
16. Power analysis and minimization techniques for embedded DSP software
17. Software power estimation for high performance 32-bit embedded processors
18. A data dependent approach to instruction-level power estimation
19. Modeling inter-instruction energy effects in a digital signal processor
20. Interaction between sub-word parallelism exploitation and low power code transformations for VLIW multi-media processors
21. Techniques for low energy software
22. Sequential synthesis and optimization for low power
23. Embedded software in real-time signal processing systems: Design technologies
24. Analytical energy dissipation models for low power caches
25. Architectural and compiler techniques for energy reduction in high-performance microprocessors
26. A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
27. Function-level power estimation methodology for microprocessors
28. System-level power consumption modeling and tradeoff analysis techniques for superscalar processor design
29. The design and use of SimplePower: A cycle-accurate energy estimation tool
30. Software design for low power
31. Energy estimation and optimization of embedded VLIW processors based on instruction clustering