Power consumption estimation of a C program for data-intensive applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2451, Issue , 2002, Pages 332-341

  Senn, Eric ^a   Julien, Nathalie ^a   Laurent, Johann ^a   Martin, Eric ^a  

^a UNIVERSITÉ DE BRETAGNE SUD   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; CODES (SYMBOLS); DIGITAL SIGNAL PROCESSING; ELECTRIC POWER UTILIZATION; SOFTWARE DESIGN;

ASSEMBLY LEVELS; AVERAGE ERRORS; CODE OPTIMIZATION; DATA-INTENSIVE APPLICATION; DESIGN SPACES; DIGITAL SIGNALS; POWER CONSUMPTION ESTIMATION; TEXAS INSTRUMENTS;

C (PROGRAMMING LANGUAGE);

EID: 84943232530     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45716-x_33     Document Type: Conference Paper

References (12)

1. M. Valluri, L. John, “Is Compiling for Performance = Compiling for Power?,” presentedat the 5th Annual Workshop on Interaction between Compilers and Computer Architectures INTERACT-5, Monterey, Mexico (2001)
2. N. Julien, E. Senn, J. Laurent, E. Martin, “Power Consumption Estimation of a C Algorithm: A New Perspective for Software Design”, in Proc. of the Sixth Workshop on Languages, Compilers, andRun-Time Systems for Scalable Computers, ACM LCR’02 (2002)
3. D. Brooks, V. Tiwari, M. Martonosi, “Wattch: A Framework for Architectural- Level Power Analysis andOptimizations” in Proc ISCA (2000)
4. W. Ye, N. Vijaykrishnan, M. Kandemir, M.J. Irwin ”The Design and Use of SimplePower: A Cycle Accurate Energy Estimation Tool” in Proc. Design Automation Conf. (2000)
5. V. Tiwari, S. Malik, A. Wolfe, “Power analysis of embedded software: a first step towards software power minimization” IEEE Trans. VLSI Systems, vol.2 (1994)
6. B. Klass, D.E. Thomas, H. Schmit, D.F. Nagle, “Modeling Inter-Instruction Energy Effects in a Digital Signal Processor,” presentedat the Power Driven Microarchitecture Workshop in ISCA (1998)
7. S. Steinke, M. Knauer, L. Wehmeyer, P. Marwedel, “An accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimizations,” in Proc. PATMOS (2001)
8. L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon, “A Power Modeling and Estimation Framework for VLIW-based Embedded Systems,” in Proc. PATMOS (2001)
9. G. Qu, N. Kawabe, K. Usami, M. Potkonjak, “Function-Level Power Estimation Methodology for Microprocessors,” in Proc. Design Automation Conf. (2000)
10. C. H. Gebotys, R. J. Gebotys, “An Empirical Comparison of Algorithmic, Instruction, andArc hitectural Power Prediction Models for High Performance Embedded DSP Processors,” in Proc. ACM Int. Symp. on Low Power Electronics Design (1998)
11. TMS320C6x User’s Guide, Texas Instruments Inc. (1999)
12. J. Laurent, E. Senn, N. Julien, E. Martin, “High Level Energy Estimation for DSP Systems,” in Proc. Int. Workshop on Power And Timing Modeling, Optimization andSim ulation PATMOS (2001)