An efficient power-aware optimization for task scheduling on NoC-based many-core system

Proceedings - 10th IEEE International Conference on Computer and Information Technology, CIT-2010, 7th IEEE International Conference on Embedded Software and Systems, ICESS-2010, ScalCom-2010

Volumn , Issue , 2010, Pages 171-178

  Hu, Wei ^a   Tang, Xingsheng ^a   Xie, Bin ^a   Chen, Tianzhou ^a   Wang, Dazhou ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

Energy consumption; Many core; Network on chip; Task schedule

Indexed keywords

COMMUNICATION DISTANCE; COMMUNICATION ENERGY; EFFICIENT POWER; ENERGY CONSUMPTION; ENERGY COST; LOW COMPLEXITY; LOWER-POWER CONSUMPTION; MANY-CORE; MAPPING METHOD; NETWORK ON CHIP; ON CHIPS; ONLINE SCHEDULING; PROCESSOR CORES; REAL TIME SCHEDULING; RUNTIMES; SEMICONDUCTOR INDUSTRY; SINGLE CHIPS; TASK SCHEDULE; TASK-SCHEDULING; TASK-SCHEDULING ALGORITHMS;

COMMUNICATION; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; ENERGY UTILIZATION; INFORMATION TECHNOLOGY; MULTITASKING; OPTIMIZATION; SEMICONDUCTOR DEVICE MANUFACTURE; SERVERS; VLSI CIRCUITS;

SCHEDULING ALGORITHMS;

EID: 78249233590     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2010.67     Document Type: Conference Paper

References (20)

1. J. Xu, W. Wolf, J. Henkel and S. Chakradhar, "A design methodology for application-specific networks-on-chip", ACM Trans. Embed. Comput. Syst., vol. 5, issue 2, May. 2006, pp. 263-280, doi: 10.1145/1151074.1151076.
2. T. Bjerregaard and S. Mahadevan, "A survey of research and practices of Network-on-chip", ACM Comput. Surv., vol. 38, issue 1, Jun. 2006, Article No. 1, doi: 10.1145/1132952.1132953. (Pubitemid 44025300)
3. T. Mak, P.Y. Cheung, W. Luk and K. Lam, "A DP-network for optimal dynamic routing in network-on-chip", Proc. the 7th IEEE/ACM international Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 09), ACM, New York, NY, Oct. 2009, pp. 119-128, doi: 10.1145/1629435.1629452.
4. K. Chang, J. Shen and T. Chen, "Tailoring circuit-switched networkon- chip to application-specific system-on-chip by two optimization schemes", ACM Trans. Des. Autom. Electron. Syst., vol, 13, issue 1, Jan. 2008, pp. 1-31, doi: 10.1145/1297666.1297678. (Pubitemid 351321709)
5. G. Chen, F. Li, S.W. Son and M. Kandemir, "Application mapping for chip multiprocessors", Proc. the 45th Annual Design Automation Conference (DAC 08), ACM Press, pp. 620-625, doi: 10.1145/1391469.1391628.
6. D. Barcelos, E.W. Brião and F.R. Wagner, "A hybrid memory organization to enhance task migration and dynamic task allocation in NoC-based MPSoCs", Proc. the 20th Annual Conference on integrated Circuits and Systems Design (SBCCI 07), ACM Press, Sep. 2007, pp. 282-287, doi: 10.1145/1284480.1284557.
7. V. Nollet, T. Marescaux, D. Verkest, J. Mignolet and S. Vernalde, "Operating-system controlled network on chip", Proc. the 41st Annual Design Automation Conference (DAC 04), Jun. 2004, pp. 256-259, doi: 10.1145/996566.996637.
8. C. Chou and R. Marculescu, "User-aware dynamic task allocation in networks-on-chip", Proc. the Conference on Design, Automation and Test in Europe (DATE 08), ACM Press, pp. 1232-1237, doi: 10.1145/1403375.1403675.
9. J. Hu and R. Marculescu, "Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints", Proc. the Conference on Design, Automation and Test in Europe (DATE 04), 2004, vol. 1, pp. 10234.
10. E.W. Briao, D. Barcelos, F. Wronski and F.R. Wagner, "Impact of Task Migration in NoC-based MPSoCs for Soft Real-time Applications", Very Large Scale Integration, 2007, pp. 296-299.
11. S. Bertozzi, A. Acquaviva, D. Bertozzi and A. Poggiali, "Supporting task migration in multi-processor systems-on-chip: a feasibility study", Proc. the Conference on Design, Automation and Test in Europe (DATE 06), Mar. 2006, pp. 15-20.
12. C. Chou and R. Marculescu, "Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels", Proc. the 5th IEEE/ACM international Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 07), Sept. 2007, pp. 161-166, doi: 10.1145/1289816.1289857. (Pubitemid 351203961)
13. H. Wang, L. Peh and S. Malik, "A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks", Proc. the Conference on Design, Automation and Test in Europe (DATE 05), Mar. 2005, vol.2, pp. 1238-1243, doi: 10.1109/DATE.2005.40.
14. J. Wu, "A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model", Proce. the 16th international Conference on Supercomputing (ICS 02), Jun. 2002, pp. 67-76, doi: 10.1145/514191.514204.
15. S. Taktak, J. Desbarbieux and E. Encrenaz, "A tool for automatic detection of deadlock in wormhole networks on chip", ACM Trans. Des. Autom. Electron. Syst., vol. 13, issue 1, Jan. 2008, pp. 1-22, doi: 10.1145/1297666.1297672. (Pubitemid 351321724)
16. M. Pastrnak, P.H.N. de With, S. Stuijk and J. van Meerbergen, "Parallel implementation of arbitrary-shaped MPEG-4 decoder for multiprocessor Systems", Proc. Visual Comm. and Image Processing (PWSM 06), San Jose, CA, Jan. 2006.
17. A.H. Liu and R.p. Dick, "Automatic run-time extraction of communication graphs from multithreaded applications", Proc. the 4th IEEE/ACM international Conference on Hardware/Software Codesign and System Synthesis (ODES+ISSS 06), Oct. 2006, pp. 46 - 51.
18. Virtutech Simics, http://www.virtutech.com/products/.
19. T.T. Ye, G.D. Micheli and L. Benini, "Analysis of power consumption on switch fabrics in network routers", Proc. the 39th Annual Design Automation Conference (DAC 02), Jun. 2002, pp. 524-529, doi: 10.1145/513918.514051.
20. Noxim: Network-on-Chip simulator, available: http://sourceforge.net/ projects/noxim.