GPU-based parallelization for fast circuit optimization

Proceedings - Design Automation Conference

Volumn , Issue , 2009, Pages 943-946

  Liu, Yifang ^a   Hu, Jiang ^a  

^a TEXAS A AND M UNIVERSITY   (United States)

Author keywords

GPU; Parallel computing; VLSI circuit optimization

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER CIRCUITS; COMPUTER GRAPHICS; COMPUTER GRAPHICS EQUIPMENT; GATES (TRANSISTOR); PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; THRESHOLD VOLTAGE; TIMING CIRCUITS; VLSI CIRCUITS;

CIRCUIT OPTIMIZATION; MEMORY ORGANIZATIONS; PARALLEL COMPUTING TECHNIQUES; PARALLELIZATIONS; POWER OPTIMIZATION; SEQUENTIAL COMPUTATIONS; SOLUTION QUALITY; VOLTAGE ASSIGNMENT;

GRAPHICS PROCESSING UNIT;

EID: 70350712411     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1629911.1630153     Document Type: Conference Paper

References (11)

1. J. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krüger, A. Lefohn, T. Purcell. A Survey of General-Purpose Computation on Graphics Hardware. In Proceedings of Eurographics, 2005.
2. K. Gulati and S. Khatri. Towards Acceleration of Fault Simulation using Graphics Processing Units. In Proceedings of the ACM/IEEE DAC, 2008.
3. Z. Feng and P. Li. Multigrid on GPU: Tackling Power Grid Analysis on Parallel SIMT Platforms. In Proceedings of the ACM/IEEE ICCAD, 2008.
4. O. Coudert. Gate sizing for constrained delay/power/area optimization. In IEEE Trans. VLSI, 1997.
5. L. Wei, Z. Chen, K. Roy and V. De. Design and Optimization of Dual Threshold Circuits for Low Voltage Low Power Application. In IEEE Trans. VLSI, 1999.
6. S. Sirichotiyakul, T. Edwards, C. Oh, J. Zuo, A. Dharchoudhury, R. Panda and D. Blaauw. Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing. In Proceedings of the ACM/IEEE DAC, 1999.
7. T. Wu and A. Davoodi. PaRS: Fast and Near-Optimal Grid-Based Cell Sizing for Library-Based Design. In Proceedings of the ACM/IEEE ICCAD, 2008.
8. Y. Liu and J. Hu. A New Algorithm for Simultaneous Gate Sizing and Threshold Voltage Assignment. In Proceedings of the ACM ISPD, 2009.
9. L.P.P.P. van Ginneken. Buffer Placement in Distributed RC-Tree Networks for minimal Elmore Delay. In IEEE ISCS, 1990.
10. D. Nguyen, A. Davare, M. Orshansky, D. Chinnery, B. Thompson and K. Keutzer. Minimizion of Dynamic and Static Power Through Joint Assignement of Threshold Voltages and Sizing Optimization. In ISLPED, 2003.
11. NVIDIA CUDA homepage. http://www.nvidia.com/object/cude-home.html.