ABC: An academic industrial-strength verification tool

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 6174 LNCS, Issue , 2010, Pages 24-40

  Brayton, Robert ^a   Mishchenko, Alan ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

equivalence checking; integrated sequential verification flow; logic synthesis; Model checking; simulation

Indexed keywords

BINARY LOGIC; EQUIVALENCE CHECKING; FLOW LOGIC; FORMAL VERIFICATIONS; HARDWARE DESIGN; INNOVATIVE ALGORITHMS; LOGIC SYNTHESIS; PUBLIC DOMAINS; SEQUENTIAL SYNTHESIS; VERIFICATION TOOLS;

COMPUTER AIDED ANALYSIS; FLOW SIMULATION; LOGIC CIRCUITS; LOGIC DESIGN; SWITCHING CIRCUITS;

MODEL CHECKING;

EID: 77954979683     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-642-14295-6_5     Document Type: Conference Paper

References (37)

1. Baumgartner, J., Kuehlmann, A.: Min-area retiming on flexible circuit structures. In: Proc. ICCAD '01, pp. 176-182 (2001)
2. Baumgartner, J., Mony, H., Paruthi, V., Kanzelman, R., Janssen, G.: Scalable sequential equivalence checking across arbitrary design transformations. In: Proc. ICCD '06 (2006)
3. Berkeley Verification and Synthesis Research Center (BVSRC), http://www.bvsrc.org
4. Biere, A.: AIGER: A format for And-Inverter Graphs, http://fmv.jku.at/ aiger/
5. Bjesse, P., Boralv, A.: DAG-aware circuit compression for formal verification. In: Proc. ICCAD '04, pp. 42-49 (2004)
6. Bjesse, P., Kukula, J.H.: Automatic generalized phase abstraction for formal verification. In: Proc. ICCAD '05, pp. 1076-1082 (2005)
7. Brand, D.: Verification of large synthesized designs. In: Proc. ICCAD '93, pp. 534-537 (1993)
8. Brayton, R.K., Rudell, R., Sangiovanni-Vincentelli, A.L., Wang, A.R.: MIS: A multiple-level logic optimization system. IEEE Trans. CAD 6(6), 1062-1081 (1987)
9. Brayton, R.K., Hachtel, G.D., Sangiovanni-Vincentelli, A., Somenzi, F., Aziz, A., Cheng, S.-T., Edwards, S., Khatri, S., Kukimoto, Y., Pardo, A., Qadeer, S., Ranjan, R.K., Sarwary, S., Shiple, T.R., Swamy, G., Villa, T.: VIS: A system for verification and synthesis. In: Alur, R., Henzinger, T.A. (eds.) CAV 1996. LNCS, vol. 1102. Springer, Heidelberg (1996)
10. Brayton, R.: The synergy between logic synthesis and equivalence checking. In: Keynote at FMCAD'07 (2007), http://www.cs.utexas.edu/users/hunt/ FMCAD/2007/presentations/fmcad07-brayton.ppt
11. Bryant, R.E.: Graph based algorithms for Boolean function manipulation. IEEE TC 35(8), 677-691 (1986)
12. Cabodi, G., Camurati, P., Garcia, L., Murciano, M., Nocco, S., Quer, S.: Speeding up model checking by exploiting explicit and hidden verification constraints. In: Proc. DATE '09, pp. 1686-1691 (2009)
13. Chai, D., Jiang, J.-H., Jiang, Y., Li, Y., Mishchenko, A., Brayton, R.: MVSIS 2.0 programmer's manual. UC Berkeley (May 2003)
14. Chatterjee, S., Mishchenko, A., Brayton, R., Wang, X., Kam, T.: Reducing structural bias in technology mapping. In: Proc. ICCAD '05, pp. 519-526 (2005), http://www.eecs.berkeley.edu/~alanmi/publications/2005/iccad05-map.pdf
15. Coudert, O., Berthet, C., Madre, J.C.: Verification of sequential machines based on symbolic execution. In: Sifakis, J. (ed.) CAV 1989. LNCS, vol. 407. Springer, Heidelberg (1990)
16. Darringer, A., Joyner Jr., W.H., Berman, C.L., Trevillyan, L.: Logic synthesis through local transformations. IBM J. of Research and Development 25(4), 272-280 (1981)
17. Een, N., Mishchenko, A., Amla, N.: A single-instance incremental SAT formulation of proof- and counterexample-based abstraction. In: Proc. IWLS'10 (2010)
18. Jang, S., Chan, B., Chung, K., Mishchenko, A.: WireMap: FGPA technology mapping for improved routability. In: Proc. FPGA '08, pp. 47-55 (2008)
19. Jang, S., Chung, K., Mishchenko, A., Brayton, R.: A power optimization toolbox for logic synthesis and mapping. In: Proc. IWLS '09, pp. 1-8 (2009)
20. Jiang, J.-H.R., Brayton, R.: Retiming and resynthesis: A complexity perspective. IEEE Trans. CAD 25(12), 2674-2686 (2006), http://www.eecs.berkeley. edu/~brayton/publications/2006/tcad06-r&r.pdf
21. Jiang, J.-H.R., Hung, W.-L.: Inductive equivalence checking under retiming and resynthesis. In: Proc. ICCAD'07, pp. 326-333 (2007)
22. Kuehlmann, A., Paruthi, V., Krohm, F., Ganai, M.K.: Robust Boolean reasoning for equivalence checking and functional property verification. IEEE Trans. CAD 21(12), 1377-1394 (2002)
23. Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica 6, 5-35 (1991)
24. Lamoureux, J., Wilton, S.J.E.: Activity estimation for Field-Programmable Gate Arrays. In: Proc. Intl Conf. Field-Prog. Logic and Applications (FPL), pp. 87-94 (2006)
25. Mishchenko, A., Zhang, J.S., Sinha, S., Burch, J.R., Brayton, R., Chrzanowska-Jeske, M.: Using simulation and satisfiability to compute flexibilities in Boolean networks. IEEE Trans. CAD 25(5), 743-755 (2006)
26. Mishchenko, A., Chatterjee, S., Brayton, R.: DAG-aware AIG rewriting: A fresh look at combinational logic synthesis. In: Proc. DAC '06, pp. 532-536 (2006), http://www.eecs.berkeley.edu/~alanmi/publications/2006/dac06-rwr.pdf
27. Mishchenko, A., Chatterjee, S., Brayton, R., Een, N.: Improvements to combinational equivalence checking. In: Proc. ICCAD '06, pp. 836-843 (2006)
28. Mishchenko, A., Cho, S., Chatterjee, S., Brayton, R.: Combinational and sequential mapping with priority cuts. In: Proc. ICCAD '07, pp. 354-361 (2007)
29. Mishchenko, A., Case, M.L., Brayton, R.K., Jang, S.: Scalable and scalably-verifiable sequential synthesis. In: Proc. ICCAD'08, pp. 234-241 (2008)
30. Mishchenko, A., Brayton, R., Jang, S.: Global delay optimization using structural choices. In: Proc. FPGA'10, pp. 181-184 (2010)
31. Mishchenko, A., Een, N., Brayton, R.K., Jang, S., Ciesielski, M., Daniel, T.: Magic: An industrial-strength logic optimization, technology mapping, and formal verification tool. In: IWLS'10 (2010)
32. Mony, H., Baumgartner, J., Paruthi, V., Kanzelman, R.: Exploiting suspected redundancy without proving it. In: Proc. DAC'05, pp. 463-466 (2005)
33. Mony, H., Baumgartner, J., Mishchenko, A., Brayton, R.: Speculative reduction-based scalable redundancy identification. In: Proc. DATE'09, pp. 1674-1679 (2009)
34. Ray, S., Mishchenko, A., Brayton, R.K., Jang, S., Daniel, T.: Minimum-perturbation retiming for delay optimization. In: Proc. IWLS'10 (2010)
35. Sentovich, E.M., Singh, K.J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P.R., Brayton, R.K., Sangiovanni-vincentelli, A.: SIS: A system for sequential circuit synthesis. Technical Report, UCB/ERI, M92/41, ERL, Dept. of EECS, UC Berkeley (1992)
36. Somenzi, F.: BDD package. CUDD v. 2.3.1, http://vlsi.colorado.edu/~fabio/ CUDD/cuddIntro.html
37. Yang, C., Ciesielski, M., Singhal, V.: BDS: a BDD-based logic optimization system. In: Proc. DAC'00, pp. 92-97 (2000), http://www.ecs.umass. edu/ece/labs/vlsicad/bds/bds.html