WireMap: FPGA technology mapping for improved routability

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2008, Pages 47-55

  Jang, Stephen ^a   Chan, Billy ^a   Chung, Kevin ^a   Mishchenko, Alan ^b  

^a XILINX INC   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Area flow; Cut enumeration; Edge flow; FPGA; Technology mapping

Indexed keywords

AREA FLOW; CUT ENUMERATION; EDGE FLOW; FPGA; TECHNOLOGY MAPPING;

HEURISTIC METHODS; LOGIC GATES; MAPPING; TECHNOLOGY;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 70349332327     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1344671.1344680     Document Type: Conference Paper

References (19)

1. Altera. Stratix III Device Handbook, http://www.altera.com/literature/hb/ stx3/stratix3-handbook.pdf
2. Altera. "Improving FPGA performance and area using an adaptive logic module", http://www.altera.com/literature/cp/cp-01004.pdf
3. Berkeley Logic Synthesis and Verification Group, ABC: A System for Sequential Synthesis and Verification, Release 61225. http://www.eecs. berkeley.edu/̃alanmi/abc/
4. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for deep-submicron FPGAs, Kluwer Academic Publishers, 1999, ISBN 0-7923-8460-1.
5. S. Chatterjee, A. Mishchenko, R. Brayton, X. Wang, and T. Kam, "Reducing structural bias in technology mapping", Proc. ICCAD '05, pp. 519-526
6. D. Chen and J. Cong. "DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs," Proc. ICCAD'04, pp. 752-757.
7. J. Cong and Y. Ding, "FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs", IEEE TCAD, Vol. 13(1), Jan. 1994, pp. 1-12
8. J. Cong, C. Wu, and Y. Ding, "Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution," Proc. FPGA'99, pp. 29-36.
9. S. Gupta, A. Anderson, L. Farragher, and Q. Wang. "CAD techniques for power optimization in Virtex-5 FPGAs", to appear in Proc. Custom Integrated Circuits Conference, 2007.
10. E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness, "Logic decomposition during technology mapping," IEEE Trans. CAD, vol. 16(8), 1997, pp. 813-833.
11. V. Manohara-rajah, S. D. Brown, and Z. G. Vranesic, "Heuristics for area minimization in LUT-based FPGA technology mapping," Proc. IWLS '04, pp. 14-21.
12. A. Mishchenko, S. Chatterjee, and R. Brayton, "Improvements to technology mapping for LUT-based FPGAs", Proc. FPGA '06, pp. 41-49.
13. A. Mishchenko, S. Chatterjee, and R. Brayton, "DAG-aware AIG rewriting: A fresh look at combinational logic synthesis", Proc. DAC'06, pp. 532-536.
14. A. Mishchenko, R. Brayton, J.-H. R. Jiang, and S. Jang, "SAT-based logic optimization and resynthesis", Proc. IWLS '07, pp. 358-364.
15. A. Mishchenko, S. Cho, S. Chatterjee, and R. Brayton, "Combinational and sequential mapping with priority cuts", Proc. ICCAD '07.
16. R. Murgai, Y. Nishizaki, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, "Logic synthesis for programmable gate arrays", Proc. DAC'90, pp. 620-625.
17. P. Pan and C.-C. Lin, "A new retiming-based technology mapping algorithm for LUT-based FPGAs," Proc. FPGA '98, pp. 35-42.
18. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. "SIS: A System for Sequential Circuit Synthesis". Memorandum No. UCB/ERL M92/41, Department of EECS. UC Berkeley, May 1992.
19. Xilinx White Paper. "Achieving higher system performance with the Virtex-5 family of FPGAs", http://direct.xilinx.com/bvdocs/whitepapers/ wp245.pdf