Mimola-A Fully Synthesizable Language

Processor Description Languages

Volumn , Issue , 2008, Pages 35-63

  Marwedel, Peter ^a  

^a TU DORTMUND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 77954528451     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1016/B978-012374287-2.50006-9     Document Type: Chapter

References (61)

1. Zimmermann G. A method for designing digital computers using the programming language MIMOLA (in German). Springer Informatik Fachberichte 1976, 6:465-478.
2. Zimmermann G. Report on the computer architecture design language MIMOLA. Technical Report 4/77 1977, Institut für Informatik & P.M., University of Kiel.
3. Zimmermann G. The MIMOLA design system: A computer aided digital processor design method. 16th Design Automation Conference 1979, 53-58.
4. Marwedel P. The MIMOLA design system: Detailed description of the software system. Proc. of the 16th Design Automation Conference 1979, 59-63.
5. Marwedel P. A retargetable microcode generation system for a high-level microprogramming language. ACM Sigmicro Newsletter 1981, 12:115-123.
6. Marwedel P. A retargetable compiler for a high-level microprogramming language. ACM Sigmicro Newsletter 1984, 15:267-274.
7. Marwedel P. A new synthesis algorithm for the MIMOLA software system. 23rd Design Automation Conference 1986, 271-277.
8. Krüger G. Automatic generation of self-test programs: A new feature of the MIMOLA design system. 23rd Design Automation Conference 1986, 378-384.
9. Nowak L. Graph based retargetable microcode compilation in the MIMOLA design system. 20th Annual Workshop on Microprogramming (MICRO-20) 1987, 126-132.
10. Marwedel P., Nowak L. Verification of hardware descriptions by retargetable code generation. 26th Design Automation Conference 1989, 441-447.
11. Marwedel P. Tree-based mapping of algorithms to predefined structures. Int. Conf. on Computer-Aided Design (ICCAD) 1993, 586-593.
12. Code Generation for Embedded Processors 1995, Kluwer Academic Publishers. P. Marwedel, G. Goossens (Eds.).
13. Bieker U., Marwedel P. Retargetable self-test program generation using constraint logic programming. 32nd Design Automation Conference 1995, 605-611.
14. Leupers R. Retargetable generator of code selectors from HDL processor models. European Design and Test Conference (ED & TC) 1997.
15. Krüger G. A tool for hierarchical test generation. IEEE Trans. on CAD 1991, 10:519-524.
16. Bieker U., Kaibel M., Marwedel P., Geisselhardt W. STAR-DUST: Hierarchical test of embedded processors by self-test programs. Report No. 700 1998, University of Dortmund, CS Department.
17. Marwedel P., Schenk W. Cooperation of synthesis, retargetable code generation and test generation in the MSS. EDAC-EUROASIC'93 1993, 63-69.
18. Darringer J.A., Joyner W.H. A new look at logic synthesis. 17th Design Automation Conference 1980, 543-549. ACM Press, NY, USA.
19. Barbacci M. Instruction set processor specifications for simulation, evaluation, and synthesis. 16th Design Automation Conference 1979, 64-72.
20. Parker A., Thomas D., Siewiorek D., Barbacci M., Hafer L., Leive G., Kim J. The CMU design automation system: An example of automated data path design. 16th Design Automation Conference 1979, 73-80.
21. Piloty R. CONLAN report. Report RO 83/1 1983, Institut für Datentechnik, Technische Hochschule Darmstadt.
22. Mermet J., Marwedel P., Rammig F.J., Newton C., Borrione D., Lefaou C. Three decades of hardware description languages in Europe. Journal of Electrical Engineering and Information Science 1998, 3:699-723.
23. Hennessy J., Jouppi N., Przybylski S., Rowen C., Gross T., Baskett F., Gill J. MIPS: A microprocessor architecture. SIGMICRO Newsletter 1982, 13(4):17-22.
24. Treleaven P. Future computers: Logic,.., data flow, control flow. IEEE Computer 1984, 47-55.
25. Baba T., Hagiwara H. The MPG system: A machine independent microprogram generator. IEEE Trans. on Computers 1981, 30:373-395.
26. Cattell R.G.G. Formalization and automatic derivation of code generators. Technical report. PhD thesis 1978, Carnegie Mellon University, Pittsburgh.
27. Glanville R.S., Graham S.L. A new method for compiler code generation. POPL '78: Proc. of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages 1978, 231-254. ACM Press, NY, USA.
28. Ganapathi M., Fisher C.N., Hennessy J.L. Retargetable compiler code generation. ACM Computing Surveys 1982, 14:573-593.
29. Thatte S.M., Abraham J.A. Test generation for microprocessors. IEEE Trans. on Computers 1980, 429-441.
30. Brahme D., Abraham J.A. Functional testing of microprocessors. IEEE Trans. on Computers 1984, 475-485.
31. Jöhnk R., Marwedel P. MIMOLA reference manual-version 3.45. Technical Report 470 1993, Computer Science Dpt., University of Dortmund.
32. Fa. DOSIS DACAPO II, User Manual, Version 3.0 1987, DOSIS GmbH, Dortmund.
33. Marwedel P., Schenk W. Improving the performance of high-level synthesis. Microprogramming and Microprocessing 1989, 27:381-388.
34. Marwedel P. An algorithm for the synthesis of processor structures from behavioural specifications. Microprogramming and Microprocessing 1986, 251-261.
35. Kelle K., Krüger G., Marwedel P., Nowak L., Terasa L., Wosnitza F. Tools of the MIMOLA hardware design system (in German). Report 8707 1987, University of Kiel, Dept. of Computer Science.
36. Beckmann R., Pusch D., Schenk W., Jöhnk R. The TREEMOLA language reference manual-version 4.0. Technical Report 391 1991, Computer Science Dpt., University of Dortmund.
37. Marwedel P., Schenk W. Implementation of IF-statements in the TODOS-microarchitecture synthesis system. Synthesis for Control Dominated Circuits 1993, 249-262. North-Holland. G. Saucier, J. Trilhe (Eds.).
38. Bieker U. On the semantics of the TREEMOLA-language version 4.0. Technical Report 435 1992, Computer Science Dpt., University of Dortmund.
39. Broß O., Marwedel P., Schenk W. Incremental synthesis and support for manual binding in the MIMOLA Hardware Design System. 4th International Workshop on High-Level Synthesis 1989.
40. Schenk W. A high-level synthesis algorithm based on area oriented design transformations. IFIP Working Conference On Logic and Architecture Synthesis 1990.
41. Balakrishnan M., Marwedel P. Integrated scheduling and binding: A synthesis approach for design-space exploration. Proc. of the 26th Design Automation conference 1989, 68-74.
42. Marwedel P. Matching system and component behaviour in MIMOLA synthesis tools. Proc. 1st EDAC 1990, 146-156.
43. Landwehr B., Marwedel P. A new optimization technique for improving resource exploitation and critical path minimization. 10th International Symposium on System Synthesis (ISSS) 1997, 65-72.
44. Fraser C.W., Hanson D.R., Proebsting T.A. Engineering a simple, efficient code-generator generator. ACM Letters on Programming Languages and Systems September 1992, 1(3):213-226.
45. Nowak L. SAMP: A general purpose processor based on a self-timed VLIW-structure. ACM Computer Architecture News 1987, 15:32-39.
46. Hendrich N., Lohse J., Rauscher R. Prototyping of microprogrammed VLSI-cirouits with MIMOLA and SOLO-1400 1992, EUROMICRO.
47. Albrecht C., Bashford S., Marwedel P., Neumann A., Schenk W. The design of the PRIPS microprocessor. 4th EUROCHIP-Workshop on VLSI Training 1993.
48. Tala D.K. History of Verilog February 2008, http://www.asic-world.com/verilog/history.html.
49. IEEE IEEE Standard SystemC Language Reference Manual 2005, http://standards.ieee.org/getieee/1666/download/1666/2005.pdf.
50. Mentor Graphics. Catapult synthesis 2007, http://www.mentor.com/products/esl/high_level_synthesis/catapult_synthes is/index.cfm.
51. Praet J.V., Lanneer D., Geurts W., Goossens G. Method for processor modeling in code generation and instruction set simulation US patent 5918035. http://www.freepatentsonline.com/5918035.html.
52. Gupta S.A. Programmatic synthesis of a machine description for retargeting a compiler US patent 6629312. http://www.freepatentsonline.com/6629312.html.
53. Tensilica XPRES C-to-RTL Compiler http://www.tensilica.com/products/lits_whitepapers.htm.
54. Chakrapani L.N., Gyllenhaal J., Hwu Wen-mei W., Mahlke Scott A., Palem K.V., Rabbah R.M. Trimaran: An Infrastructure for Research in Instruction-Level Parallelism 2005, Vol. 3602. Springer Lecture Notes in Computer Science.
55. Hohenauer M., Scharwaechter H., Karuri K., Wahlen O., Kogel T., Leupers R., Ascheid G., Meyr H., Braun G., van Someren H. A methodology and tool suite for C compiler generation from ADL processor models. Design, Automation and Test in Europe 2004, 1276-1281.
56. Krstic A., Dey S. Embedded software-based self-test for programmable core-based designs. IEEE Design & Test 2002, 18-27.
57. Kranitis N., Paschalis A., Gizopoulos D., Zorian Y. Instruction-based self-testing of processor cores. Journal of Electronic Testing 2003, 19:103-112.
58. Kranitis N., Paschalis A., Gizopoulos D., Xenoulis G. Software-based self-testing of embedded processors. IEEE Trans. on Computers 2005, 461-475.
59. Bernardi P., Rebaudengo, Reorda S.M. Using infrastructure IPs to support SW-based self-test of processor cores. Workshop on Fibres and Optical Passive Components 2005, 22-27.
60. NXP Nexperia PNX 1500 February 2008, http://www.nxp.com/acrobat_download/literature/9397/75010486.pdf.
61. Texas Instruments Inc. TMS320C64x/C64x+DSP CPU and instruction set reference guide (Rev. F) February 2008, http://focus.ti.com/lit/ug/spru732f/spru732f.pdf.